阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

PowerMOS transistor Logic level TOPFET

BUK117-50DL

DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in TOPFET2 technology assembled in a 3 pin plastic package.

APPLICATIONS

General purpose switch for driving

- lamps
- motors
- solenoids
- heaters

in automotive systems and other applications.


FEATURES

- TrenchMOS output stage
- **Current limiting**
- Overload protection
- Overtemperature protection Protection latched reset by input
- 5 V logic compatible input level
- Control of output stage and supply of overload protection circuits derived from input
- Low operating input current permits direct drive by micro-controller
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS} I _D P _D T _j R _{DS(ON)} I _{ISL}	Continuous drain source voltage Continuous drain current Total power dissipation Continuous junction temperature Drain-source on-state resistance Input supply current V _{IS} = 5 V	50 8 40 150 100 650	V A W C mΩ μA


FUNCTIONAL BLOCK DIAGRAM




PINNING - SOT78B

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



Philips Semiconductors Product specification

PowerMOS transistor Logic level TOPFET

BUK117-50DL

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Continuous drain source voltage ¹	-	-	50	V
I _D	Continuous drain current	$V_{IS} = 5 \text{ V}; T_{mb} = 25 \text{ °C}$	-	self -	Α
				limited	
I _D	Continuous drain current	$V_{IS} = 5 \text{ V}; T_{mb} \le 110 \text{ °C}$	-	8	Α
I _I	Continuous input current	-	-5	5	mA
I _{IRM}	Non-repetitive peak input current	t _p ≤ 1 ms	-10	10	mA
P_{D}	Total power dissipation	T _{mb} ≤ 25 °C	-	40	W
T _{stq}	Storage temperature	-	-55	175	°C
T _j	Continuous junction temperature ²	normal operation	-	150	°C
T_{sold}	Lead temperature	during soldering	-	260	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _C	Electrostatic discharge capacitor	Human body model;	-	2	kV
	voltage	$C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$			

OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E _{DSM}	Inductive load turn-off Non-repetitive clamping energy Repetitive clamping energy	$I_{DM} = 8 \text{ A}; V_{DD} \le 20 \text{ V}$ $T_{mb} \le 25 \text{ °C}$ $T_{mb} \le 95 \text{ °C}; f = 250 \text{ Hz}$		100 20	mJ mJ

OVERLOAD PROTECTION LIMITING VALUE

With an adequate protection supply provided via the input pin, TOPFET can protect itself from two types of overload - overtemperature and short circuit load.

SYMBOL	PARAMETER	REQUIRED CONDITION	MIN.	MAX.	UNIT
V_{DS}	Drain source voltage ³	$4 \text{ V} \leq \text{V}_{\text{IS}} \leq 5.5 \text{ V}$	0	35	V

THERMAL CHARACTERISTIC

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Thermal resistance					
R _{th j-mb}	Junction to mounting base	-	-	2.5	3.1	K/W

¹ Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

² A higher T_j is allowed as an overload condition but at the threshold T_{j(TO)} the over temperature trip operates to protect the switch.

³ All control logic and protection functions are disabled during conduction of the source drain diode.

PowerMOS transistor Logic level TOPFET

BUK117-50DL

OUTPUT CHARACTERISTICS

Limits are for -40°C \leq T_{mb} \leq 150°C; typicals are for T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Off-state	V _{IS} = 0 V				
$V_{(CL)DSS}$	Drain-source clamping voltage	I _D = 10 mA	50	-	-	V
		$I_{DM} = 1 \text{ A}; t_p \le 300 \mu\text{s}; \delta \le 0.01$	50	60	70	V
I _{DSS}	Drain source leakage current	$V_{DS} = 40 \text{ V}$ $T_{mb} = 25 \text{ °C}$	-	- 0.1	100 10	μA μA
	On-state	$I_{DM} = 3 \text{ A}; t_p \le 300 \mu\text{s}; \delta \le 0.01$				•
$R_{\text{DS(ON)}}$	Drain-source resistance	$V_{IS} \ge 4.4 \text{ V}$ $T_{mb} = 25 \text{ °C}$	- -	- 68	190 100	$m\Omega$
		$V_{IS} \ge 4 \text{ V}$ $T_{mb} = 25 \text{ °C}$	- -	- 72	200 105	$m\Omega$ $m\Omega$

OVERLOAD CHARACTERISTICS

-40°C $\leq T_{mb} \leq 150^{\circ}C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _D	Short circuit load Drain current limiting	$V_{DS} = 13 \text{ V}$ $V_{IS} = 5 \text{ V};$ $4.4 \text{ V} \le V_{IS} \le 5.5 \text{ V}$ $T_{mb} = 25^{\circ}\text{C}$	8 6	12 -	16 18	A A
		$4 \text{ V} \leq \text{V}_{IS} \leq 5.5 \text{ V}$	5	-	18	Α
P _{D(TO)}	Overload protection Overload power threshold Characteristic time	$V_{IS} = 5 \text{ V};$ $T_{mb} = 25 ^{\circ}\text{C}$ device trips if $P_D > P_{D(TO)}$ which determines trip time ¹	20 200	55 350	80 600	W µs
	Overtemperature protection					
$T_{j(TO)}$	Threshold junction temperature ²		150	170	-	°C

 $[\]textbf{1 Trip time } t_{d\,sc} \text{ varies with overload dissipation } P_D \text{ according to the formula } t_{d\,sc} \approx T_{DSC} \, / \, ln[\,\,P_D \, / \,\,P_{D(TO)}\,\,].$

 $[\]boldsymbol{2}$ This is independent of the dV/dt of input voltage $V_{\text{IS}}.$

PowerMOS transistor Logic level TOPFET

BUK117-50DL

INPUT CHARACTERISTICS

The supply for the logic and overload protection is taken from the input. Limits are for $-40^{\circ}\text{C} \le T_{mb} \le 150^{\circ}\text{C}$; typicals are for $T_{mb} = 25^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
V _{IS(TO)}	Input threshold voltage	$V_{DS} = 5 \text{ V}; I_{D} = 1 \text{ mA}$	$T_{mb} = 25^{\circ}C$	0.6 1.1	- 1.6	2.4 2.1	V V
I _{IS}	Input supply current	normal operation;	$V_{IS} = 5 V$ $V_{IS} = 4 V$	100 80	220 195	400 330	μA μA
I _{ISL}	Input supply current	protection latched;	$V_{IS} = 5 V$ $V_{IS} = 3 V$	200 130	400 250	650 430	μA μA
V_{ISR}	Protection reset voltage ¹	reset time $t_r \ge 100 \ \mu s$		1.5	2	2.9	V
t _{lr}	Latch reset time	$V_{IS1} = 5 \text{ V}, V_{IS2} < 1 \text{ V}$		10	40	100	μs
$V_{(CL)IS}$	Input clamping voltage	I ₁ = 1.5 mA		5.5	-	8.5	V
R_{IG}	Input series resistance ² to gate of power MOSFET		$T_{mb} = 25^{\circ}C$	-	33	-	kΩ

SWITCHING CHARACTERISTICS

 T_{mb} = 25 °C; V_{DD} = 13 V; resistive load R_L = 4 Ω . Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{d on}	Turn-on delay time	$V_{IS} = 5 V$	ı	10	20	μs
t _r	Rise time		-	20	40	μs
t _{d off}	Turn-off delay time	$V_{IS} = 0 V$	-	30	60	μs
t _f	Fall time		-	20	40	μs


 $^{{\}bf 1} \ {\hbox{The input voltage below which the overload protection circuits will be reset.}}$

² Not directly measureable from device terminals.

PowerMOS transistor Logic level TOPFET

BUK117-50DL

MECHANICAL DATA



1 Refer to mounting instructions for SOT78 (TO220) envelopes. Epoxy meets UL94 V0 at 1/8". Net mass: 2 g

Philips Semiconductors Product specification

PowerMOS transistor Logic level TOPFET

BUK117-50DL

DEFINITIONS

DATA SHEET STATU	DATA SHEET STATUS					
DATA SHEET STATUS ¹	PRODUCT STATUS ²	DEFINITIONS				
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice				
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in ordere to improve the design and supply the best possible product				
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A				

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 2001

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

¹ Please consult the most recently issued datasheet before initiating or completing a design.

² The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.