

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# DDR SDRAM REGISTERED DIMM


**MT18VDDF6472 – 512MB**  
**MT18VDDF12872 – 1GB**

For the latest data sheet, please refer to the Micron® Web site: [www.micron.com/products/modules](http://www.micron.com/products/modules)

## Features

- 184-pin, dual in-line memory module (DIMM)
- Fast data transfer rates: PC3200
- Utilizes 400 MT/s DDR SDRAM components
- Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- Supports ECC error detection and correction
- 512MB (64 Meg x 72) and 1GB (128 Meg x 72)
- VDD = VDDQ = +2.6V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READS; center-aligned with data for WRITES
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh modes
- 7.8125µs maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

**Figure 1: 184-Pin DIMM (MO-206)**



## OPTIONS

- Operating Temperature Range  
Commercial (0°C ≤ T<sub>A</sub> ≤ +70°C)
- Package  
184-pin DIMM (standard)  
184-pin DIMM (lead-free)<sup>1</sup>
- Memory Clock, Speed, CAS Latency<sup>2</sup>  
5ns (200 MHz), 400 MT/s, CL = 3
- PCB  
1.125in (28.58mm)

## MARKING

none  
G  
Y  
-40B

NOTE: 1. Contact Micron for availability of products.  
2. CL = CAS latency; registered Mode adds one clock cycle to CL.

**Table 1: Address Table**

|                        | 512MB              | 1GB                  |
|------------------------|--------------------|----------------------|
| Refresh Count          | 8K                 | 8K                   |
| Row Addressing         | 8K (A0–A12)        | 8K (A0–A12)          |
| Device Bank Addressing | 4 (BA0, BA1)       | 4 (BA0, BA1)         |
| Device Configuration   | 256Mb (64 Meg x 4) | 512Mb (128 Meg x 4)  |
| Column Addressing      | 2K (A0–A9, A11)    | 4K (A0–A9, A11, A12) |
| Module Rank Addressing | 1 (S0#)            | 1 (S0#)              |



**Table 2: Part Numbers and Timing Parameters**

| PART NUMBER          | MODULE DENSITY | CONFIGURATION | MODULE BANDWIDTH | MEMORY CLOCK/<br>DATA RATE | LATENCY<br>(CL - t <sub>RCD</sub> - t <sub>RP</sub> ) |
|----------------------|----------------|---------------|------------------|----------------------------|---|
| MT18VDDF6472G-40B__  | 512MB          | 64 Meg x 72   | 3.2 GB/s         | 5ns/400 MT/s               | 3-3-3   |
| MT18VDDF6472Y-40B__  | 512MB          | 64 Meg x 72   | 3.2 GB/s         | 5ns/400 MT/s               | 3-3-3   |
| MT18VDDF12872G-40B__ | 1GB            | 128 Meg x 72  | 3.2 GB/s         | 5ns/400 MT/s               | 3-3-3   |
| MT18VDDF12872Y-40B__ | 1GB            | 128 Meg x 72  | 3.2 GB/s         | 5ns/400 MT/s               | 3-3-3   |

NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18VDDF6472G-40BB1.


**Table 3: Pin Assignment (184-Pin DIMM Front)**

| PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL |
|-----|--------|-----|--------|-----|--------|-----|--------|
| 1   | VREF   | 24  | DQ17   | 47  | DQS8   | 70  | VDD    |
| 2   | DQ0    | 25  | DQS2   | 48  | A0     | 71  | NC     |
| 3   | Vss    | 26  | Vss    | 49  | CB2    | 72  | DQ48   |
| 4   | DQ1    | 27  | A9     | 50  | Vss    | 73  | DQ49   |
| 5   | DQS0   | 28  | DQ18   | 51  | CB3    | 74  | Vss    |
| 6   | DQ2    | 29  | A7     | 52  | BA1    | 75  | NC     |
| 7   | VDD    | 30  | VDDQ   | 53  | DQ32   | 76  | NC     |
| 8   | DQ3    | 31  | DQ19   | 54  | VDDQ   | 77  | VDDQ   |
| 9   | NC     | 32  | A5     | 55  | DQ33   | 78  | DQS6   |
| 10  | RESET# | 33  | DQ24   | 56  | DQS4   | 79  | DQ50   |
| 11  | Vss    | 34  | Vss    | 57  | DQ34   | 80  | DQ51   |
| 12  | DQ8    | 35  | DQ25   | 58  | Vss    | 81  | Vss    |
| 13  | DQ9    | 36  | DQS3   | 59  | BA0    | 82  | NC     |
| 14  | DQS1   | 37  | A4     | 60  | DQ35   | 83  | DQ56   |
| 15  | VDDQ   | 38  | VDD    | 61  | DQ40   | 84  | DQ57   |
| 16  | NC     | 39  | DQ26   | 62  | VDDQ   | 85  | VDD    |
| 17  | NC     | 40  | DQ27   | 63  | WE#    | 86  | DQS7   |
| 18  | Vss    | 41  | A2     | 64  | DQ41   | 87  | DQ58   |
| 19  | DQ10   | 42  | Vss    | 65  | CAS#   | 88  | DQ59   |
| 20  | DQ11   | 43  | A1     | 66  | Vss    | 89  | Vss    |
| 21  | CKE0   | 44  | CB0    | 67  | DQS5   | 90  | NC     |
| 22  | VDDQ   | 45  | CB1    | 68  | DQ42   | 91  | SDA    |
| 23  | DQ16   | 46  | VDD    | 69  | DQ43   | 92  | SCL    |

**Table 4: Pin Assignment (184-Pin DIMM Back)**

| PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL | PIN | SYMBOL |
|-----|--------|-----|--------|-----|--------|-----|--------|
| 93  | Vss    | 116 | Vss    | 139 | Vss    | 162 | DQ47   |
| 94  | DQ4    | 117 | DQ21   | 140 | DQS17  | 163 | NC     |
| 95  | DQ5    | 118 | A11    | 141 | A10    | 164 | VDDQ   |
| 96  | VDDQ   | 119 | DQS11  | 142 | CB6    | 165 | DQ52   |
| 97  | DQS9   | 120 | VDD    | 143 | VDDQ   | 166 | DQ53   |
| 98  | DQ6    | 121 | DQ22   | 144 | CB7    | 167 | NC     |
| 99  | DQ7    | 122 | A8     | 145 | Vss    | 168 | VDD    |
| 100 | Vss    | 123 | DQ23   | 146 | DQ36   | 169 | DQS15  |
| 101 | NC     | 124 | Vss    | 147 | DQ37   | 170 | DQ54   |
| 102 | NC     | 125 | A6     | 148 | VDD    | 171 | DQ55   |
| 103 | NC     | 126 | DQ28   | 149 | DQS13  | 172 | VDDQ   |
| 104 | VDDQ   | 127 | DQ29   | 150 | DQ38   | 173 | NC     |
| 105 | DQ12   | 128 | VDDQ   | 151 | DQ39   | 174 | DQ60   |
| 106 | DQ13   | 129 | DQS12  | 152 | Vss    | 175 | DQ61   |
| 107 | DQS10  | 130 | A3     | 153 | DQ44   | 176 | Vss    |
| 108 | VDD    | 131 | DQ30   | 154 | RAS#   | 177 | DQS16  |
| 109 | DQ14   | 132 | Vss    | 155 | DQ45   | 178 | DQ62   |
| 110 | DQ15   | 133 | DQ31   | 156 | VDDQ   | 179 | DQ63   |
| 111 | NC     | 134 | CB4    | 157 | S0#    | 180 | VDDQ   |
| 112 | VDDQ   | 135 | CB5    | 158 | NC     | 181 | SA0    |
| 113 | NC     | 136 | VDDQ   | 159 | DQS14  | 182 | SA1    |
| 114 | DQ20   | 137 | CK0    | 160 | Vss    | 183 | SA2    |
| 115 | A12    | 138 | CK0#   | 161 | DQ46   | 184 | VDDSPD |

**Figure 2: Pin Locations**



**Table 5: Pin Descriptions**

Pin numbers may not correlate with symbol; refer to Pin Assignment Tables for pin number and symbol information.


| PIN NUMBERS   | SYMBOL          | TYPE         | DESCRIPTION  |
|---|-----------------|--------------|--|
| 10  | RESET#          | Input        | Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure CKE is LOW and DQs are High-Z.  |
| 63, 65, 154   | WE#, CAS#, RAS# | Input        | Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.  |
| 137, 138  | CK0, CK0#       | Input        | Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.   |
| 21  | CKE0            | Input        | Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only. |
| 157   | S0#             | Input        | Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.   |
| 52, 59  | BA0, BA1        | Input        | Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.   |
| 27, 29, 32, 37, 41, 43, 48, 115, 118, 122, 125, 130, 141                      | A0–A12          | Input        | Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.   |
| 5, 14, 25, 36, 47, 56, 67, 78, 86, 97, 107, 119, 129, 140, 149, 159, 169, 177 | DQS0–DQS17      | Input/Output | Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.   |
| 44, 45, 49, 51, 134, 135, 142, 144  | CB0–CB7         | Input/Output | Check Bits.  |

**Table 5: Pin Descriptions**

Pin numbers may not correlate with symbol; refer to Pin Assignment Tables for pin number and symbol information.

| PIN NUMBERS  | SYMBOL   | TYPE         | DESCRIPTION  |
|--|----------|--------------|--|
| 2, 4, 6, 8, 12, 13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179 | DQ0–DQ63 | Input/Output | Data I/Os: Data bus.   |
| 92   | SCL      | Input        | Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.                                 |
| 181, 182, 183  | SA0–SA2  | Input        | Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.   |
| 91   | SDA      | Input/Output | Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module. |
| 1  | VREF     | Supply       | SSTL_2 reference voltage.  |
| 15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180  | VDDQ     | Supply       | DQ Power Supply: +2.6V ±0.1V.  |
| 7, 38, 46, 70, 85, 108, 120, 148, 168  | VDD      | Supply       | Power Supply: +2.6V ±0.1V.   |
| 3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176   | VSS      | Supply       | Ground.  |
| 184  | VDDSPD   | Supply       | Serial EEPROM positive power supply: +2.3V to +3.6V.   |
| 9, 16, 17, 71, 75, 76, 82, 90, 101, 102, 103, 111, 113, 158, 163, 167, 173   | NC       | —            | No Connect: These pins should be left unconnected.   |

Figure 3: Functional Block Diagram – Low-Profile PCB




NOTE:

1. All resistor values are 22Ω unless otherwise specified.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/numberguide](http://www.micron.com/numberguide).

Standard modules use the following DDR SDRAM devices:  
MT46V64M4FG (512MB); MT46V128M4FG (1GB)

Lead-free modules use the following DDR SDRAM devices:  
MT46V64M4BG (512MB); MT46V128M4BG (1GB)

Figure 4: Functional Block Diagram – Very Low-Profile PCB



NOTE:

1. All resistor values are 22Ω unless otherwise specified.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/numberguide](http://www.micron.com/numberguide).

Standard modules use the following DDR SDRAM devices:  
MT46V64M4FG (512MB); MT46V128M4FG (1GB)

Lead-free modules use the following DDR SDRAM devices:  
MT46V64M4BG (512MB); MT46V128M4BG (1GB)



## General Description

The MT18VDDF6472 and MT18VDDF12872 are high-speed CMOS, dynamic random-access, 512MB and 1GB memory modules organized in x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a  $2n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single  $2n$ -bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select device bank; A0–A12 select device row). The address bits registered coincident with the READ or WRITE command are used to select the device bank and starting device column location for the burst access.

DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing effective high bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb or 512Mb DDR SDRAM component data sheets.

## PLL and Register Operation

DDR SDRAM modules operate in registered mode, where the command/address input signals are latched in the registers on the rising clock edge and sent to the DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL), on the module, receives and redrives the differential clock signals (CK, CK#) to the DDR SDRAM devices. The registers and PLL minimize system and clock loading.

## Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

## Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in the Mode Register Diagram. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified

time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

### Burst Length

Read and write accesses to DDR SDRAM devices are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, because unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A<sub>i</sub> when the burst length is set to two, by A2–A<sub>i</sub> when the burst length is set to four and by A3–A<sub>i</sub> when the burst length is set to eight (where A<sub>i</sub> is the most significant column address bit for a given configuration. See Note 5 of Table 6, Burst Definition Table, on page 10, for A<sub>i</sub> values). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

### Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 10.


### Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 3, 2.5, or 2 clocks, as shown in Figure 6, CAS Latency Diagram, on page 10.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available nominally coincident with clock edge  $n + m$ . The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used, because unknown operation or incompatibility with future versions may result.

Figure 5: Mode Register Definition Diagram



**Table 6: Burst Definition Table**


| BURST LENGTH | STARTING COLUMN ADDRESS | ORDER OF ACCESSES WITHIN A BURST |                    |
|--------------|-------------------------|----------------------------------|--------------------|
|              |                         | TYPE = SEQUENTIAL                | TYPE = INTERLEAVED |
| 2            | <b>A0</b>               |                                  |                    |
|              | 0                       | 0-1                              | 0-1                |
|              | 1                       | 1-0                              | 1-0                |
| 4            | <b>A1 A0</b>            |                                  |                    |
|              | 0 0                     | 0-1-2-3                          | 0-1-2-3            |
|              | 0 1                     | 1-2-3-0                          | 1-0-3-2            |
|              | 1 0                     | 2-3-0-1                          | 2-3-0-1            |
|              | 1 1                     | 3-0-1-2                          | 3-2-1-0            |
| 8            | <b>A2 A1 A0</b>         |                                  |                    |
|              | 0 0 0                   | 0-1-2-3-4-5-6-7                  | 0-1-2-3-4-5-6-7    |
|              | 0 0 1                   | 1-2-3-4-5-6-7-0                  | 1-0-3-2-5-4-7-6    |
|              | 0 1 0                   | 2-3-4-5-6-7-0-1                  | 2-3-0-1-6-7-4-5    |
|              | 0 1 1                   | 3-4-5-6-7-0-1-2                  | 3-2-1-0-7-6-5-4    |
|              | 1 0 0                   | 4-5-6-7-0-1-2-3                  | 4-5-6-7-0-1-2-3    |
|              | 1 0 1                   | 5-6-7-0-1-2-3-4                  | 5-4-7-6-1-0-3-2    |
|              | 1 1 0                   | 6-7-0-1-2-3-4-5                  | 6-7-4-5-2-3-0-1    |
| 1 1 1        | 7-0-1-2-3-4-5-6         | 7-6-5-4-3-2-1-0                  |                    |

**NOTE:**

- For a burst length of two, A1–Ai select the two-data-element block; A0 selects the first access within the block.
- For a burst length of four, A2–Ai select the four-data-element block; A0–A1 select the first access within the block.
- For a burst length of eight, A3–Ai select the eight-data-element block; A0–A2 select the first access within the block.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- $i = 9, 11$  (512MB)  
 $i = 9, 11, 12$  (1GB)

**Table 7: CAS Latency (CL) Table**

| SPEED | ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ) |                      |                       |
|-------|---|----------------------|-----------------------|
|       | CL = 2                                    | CL = 2.5             | CL = 3                |
| -40B  | $75 \leq f \leq 133$                      | $75 \leq f \leq 133$ | $133 \leq f \leq 200$ |

**Figure 6: CAS Latency Diagram**

**Read Latency**

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 3, 2.5, or 2 clocks, as shown in Figure 6, CAS Latency Diagram.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available nominally coincident with clock edge  $n + m$ . The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used, because unknown operation or incompatibility with future versions may result.

**Operating Mode**

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A12 each set

to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### Extended Mode Register


The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in the Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

### DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, a DLL Reset and 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

**Figure 7: Extended Mode Register Definition Diagram**



NOTE:

1. BA1 and BA0 (E14 and E13) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
2. QFC# is not supported.



## Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description

of commands and operations, refer to the 256Mb or 512Mb DDR SDRAM component data sheet.

**Table 8: Commands Truth Table**

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

| NAME (FUNCTION)  | CS# | RAS# | CAS# | WE# | ADDR     | NOTES |
|--|-----|------|------|-----|----------|-------|
| DESELECT (NOP)   | H   | X    | X    | X   | X        | 1     |
| NO OPERATION (NOP)                                     | L   | H    | H    | H   | X        | 1     |
| ACTIVE (Select bank and activate row)                  | L   | L    | H    | H   | Bank/Row | 2     |
| READ (Select bank and column, and start READ burst)    | L   | H    | L    | H   | Bank/Col | 3     |
| WRITE (Select bank and column, and start WRITE burst)  | L   | H    | L    | L   | Bank/Col | 3     |
| BURST TERMINATE  | L   | H    | H    | L   | X        | 4     |
| PRECHARGE (Deactivate row in bank or banks)            | L   | L    | H    | L   | Code     | 5     |
| AUTO REFRESH or SELF REFRESH (Enter self refresh mode) | L   | L    | L    | H   | X        | 6, 7  |
| LOAD MODE REGISTER                                     | L   | L    | L    | L   | Op-Code  | 8     |

NOTE:

1. Deselect and NOP are functionally interchangeable.
2. BA0–BA1 provide device bank address and A0–A12 provide row address.
3. BA0–BA1 provide device bank address; A0–A9, A11 (512MB) or A0–A9, A11, A12 (1GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0–BA1 are “Don’t Care.”
6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are “Don’t Care” except for CKE.
8. BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0–A12 provide the op-code to be written to the selected mode register.

**Table 9: DM Operation Truth Table**

Used to mask write data; provided coincident with the corresponding data

| NAME (FUNCTION) | DM | DQS   |
|-----------------|----|-------|
| WRITE Enable    | L  | Valid |
| WRITE Inhibit   | H  | X     |



### Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD Supply  
Relative to VSS . . . . . -1V to +3.6V  
Voltage on VDDQ Supply  
Relative to VSS . . . . . -1V to +3.6V  
Voltage on VREF and Inputs  
Relative to VSS . . . . . -1V to +3.6V

Voltage on I/O Pins  
Relative to VSS . . . . . -0.5V to VDDQ +0.5V  
Operating Temperature  
T<sub>A</sub> (ambient) . . . . . 0°C to +70°C  
Storage Temperature (plastic) . . . . . -55°C to +150°C  
Short Circuit Output Current . . . . . 50mA

### DC Electrical Characteristics and Operating Conditions

Notes: 1-5, 14; notes appear on pages 18-20; 0°C ≤ T<sub>A</sub> ≤ +70°C

| PARAMETER/CONDITION   | SYMBOL  | MIN         | MAX         | UNITS | NOTES      |
|---|---|-------------|-------------|-------|------------|
| Supply Voltage  | VDD   | 2.5         | 2.7         | V     | 32, 36     |
| I/O Supply Voltage  | VDDQ  | 2.5         | 2.7         | V     | 32, 36, 39 |
| I/O Reference Voltage   | VREF  | 0.49 x VDDQ | 0.51 x VDDQ | V     | 6, 39      |
| I/O Termination Voltage (system)  | VTT   | VREF - 0.04 | VREF + 0.04 | V     | 7, 39      |
| Input High (Logic 1) Voltage  | V <sub>IH</sub> (DC)                                | VREF + 0.15 | VDD + 0.3   | V     | 25         |
| Input Low (Logic 0) Voltage   | V <sub>IL</sub> (DC)                                | -0.3        | VREF - 0.15 | V     | 25         |
| INPUT LEAKAGE CURRENT<br>Any input 0V ≤ V <sub>IN</sub> ≤ VDD, VREF pin 0V ≤ V <sub>IN</sub> ≤ 1.35V (All other pins not under test = 0V)                         | Command/<br>Address, RAS#,<br>CAS#, WE#, S#,<br>CKE | -5          | 5           | μA    | 47         |
|   | CK, CK#   | -10         | 10          |       |            |
| OUTPUT LEAKAGE CURRENT<br>(DQs are disabled; 0V ≤ V <sub>OUT</sub> ≤ VDDQ)  | DQ, DQS   | -5          | 5           | μA    | 47         |
| OUTPUT LEVELS<br>High Current (V <sub>OUT</sub> = VDDQ - 0.373V, minimum VREF, minimum VTT)<br>Low Current (V <sub>OUT</sub> = 0.373V, maximum VREF, maximum VTT) | I <sub>OH</sub>                                     | -16.8       | -           | mA    | 33, 34     |
|   | I <sub>OL</sub>                                     | 16.8        | -           | mA    |            |

### Table 10: AC Input Operating Conditions

Notes: 1-5, 14, 48; notes appear on pages 18-20; 0°C ≤ T<sub>A</sub> ≤ +70°C; VDD, VDDQ = +2.6V ±0.1V

| PARAMETER/CONDITION          | SYMBOL               | MIN          | MAX          | UNITS | NOTES      |
|------------------------------|----------------------|--------------|--------------|-------|------------|
| Input High (Logic 1) Voltage | V <sub>IH</sub> (AC) | VREF + 0.310 | -            | V     | 12, 25, 35 |
| Input Low (Logic 0) Voltage  | V <sub>IL</sub> (AC) | -            | VREF - 0.310 | V     | 12, 25, 35 |
| I/O Reference Voltage        | VREF(AC)             | 0.49 x VDDQ  | 0.51 x VDDQ  | V     | 6          |

**Table 11: IDD Specifications and Conditions – 512MB**

DDR SDRAM components only

 Notes: 1–5, 8, 10, 12, 48; notes appear on pages 18–20;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.6\text{V} \pm 0.1\text{V}$ 

| PARAMETER/CONDITION  | SYMBOL                           | MAX   |       | NOTES      |
|--|----------------------------------|-------|-------|------------|
|  |                                  | -40B  | UNITS |            |
| OPERATING CURRENT: One device bank; Active-Precharge; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles                               | IDD0                             | 2,430 | mA    | 20, 43     |
| OPERATING CURRENT: One device bank; Active -Read Precharge; Burst = 4; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$ ; Address and control inputs changing once per clock cycle   | IDD1                             | 3,060 | mA    | 20, 43     |
| PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = (LOW)  | IDD2P                            | 72    | mA    | 21, 28, 45 |
| IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS, and DM  | IDD2F                            | 1,080 | mA    | 46         |
| ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = LOW  | IDD3P                            | 720   | mA    | 21, 28, 45 |
| ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; $t_{RC} = t_{RAS}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle | IDD3N                            | 1,260 | mA    | 42         |
| OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$   | IDD4R                            | 3,600 | mA    | 20, 43     |
| OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle  | IDD4W                            | 3,510 | mA    | 20         |
| AUTO REFRESH CURRENT   | $t_{REFC} = t_{RFC}(\text{MIN})$ | 4,680 | mA    | 20, 45     |
|  | $t_{REFC} = 7.8125\mu\text{s}$   | 108   | mA    | 24, 45     |
| SELF REFRESH CURRENT: CKE $\leq 0.2\text{V}$   | IDD6                             | 72    | mA    | 9          |
| OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; Address and control inputs change only during Active READ, or WRITE commands  | IDD7                             | 8,460 | mA    | 20, 44     |

**Table 12: IDD Specifications and Conditions – 1GB**

DDR SDRAM components only

 Notes: 1–5, 8, 10, 12, 48; notes appear on pages 18–20;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.6\text{V} \pm 0.1\text{V}$ 

| PARAMETER/CONDITION  | SYMBOL                         | MAX   |       | UNITS | NOTES      |
|--|--------------------------------|-------|-------|-------|------------|
|  |                                | -40B  |       |       |            |
| OPERATING CURRENT: One device bank; Active-Precharge; $t_{RC} = t_{RC}$ (MIN); $t_{CK} = t_{CK}$ (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles                               | IDD0                           | 2,790 |       | mA    | 20, 43     |
| OPERATING CURRENT: One device bank; Active -Read Precharge; Burst = 4; $t_{RC} = t_{RC}$ (MIN); $t_{CK} = t_{CK}$ (MIN); $I_{OUT} = 0\text{mA}$ ; Address and control inputs changing once per clock cycle   | IDD1                           | 3,330 |       | mA    | 20, 43     |
| PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; $t_{CK} = t_{CK}$ (MIN); CKE = (LOW)   | IDD2P                          | 90    |       | mA    | 21, 28, 45 |
| IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK}$ (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS, and DM   | IDD2F                          | 990   |       | mA    | 46         |
| ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; $t_{CK} = t_{CK}$ (MIN); CKE = LOW   | IDD3P                          | 810   |       | mA    | 21, 28, 45 |
| ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; $t_{RC} = t_{RAS}$ (MAX); $t_{CK} = t_{CK}$ (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle | IDD3N                          | 1,080 |       | mA    | 42         |
| OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}$ (MIN); $I_{OUT} = 0\text{mA}$  | IDD4R                          | 3,420 |       | mA    | 20, 43     |
| OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle                                   | IDD4W                          | 3,510 |       | mA    | 20         |
| AUTO REFRESH CURRENT   | $t_{REFC} = t_{RFC}$ (MIN)     | IDD5  | 6,210 | mA    | 20, 45     |
|  | $t_{REFC} = 7.8125\mu\text{s}$ | IDD5A | 198   | mA    | 24, 45     |
| SELF REFRESH CURRENT: CKE $\leq 0.2\text{V}$   | IDD6                           | 90    |       | mA    | 9          |
| OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, $t_{RC} = t_{RC}$ (MIN); $t_{CK} = t_{CK}$ (MIN); Address and control inputs change only during Active READ, or WRITE commands  | IDD7                           | 8,100 |       | mA    | 20, 44     |



**Table 13: Capacitance**

Note: 11; notes appear on pages 18–20

| PARAMETER                                       | SYMBOL          | MIN | MAX | UNITS |
|---|-----------------|-----|-----|-------|
| Input/Output Capacitance: DQ, DQS               | C <sub>IO</sub> | 4   | 5   | pF    |
| Input Capacitance: Command and Address, S#, CKE | C <sub>I1</sub> | 2.5 | 3.5 | pF    |
| Input Capacitance: CK, CK#                      | C <sub>I2</sub> | 2   | 3   | pF    |

**Table 14: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions**

 Notes: 1–5, 12–15, 29; notes appear on pages 18–20; 0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DD</sub> = V<sub>DDQ</sub> = +2.6V ±0.1V

| AC CHARACTERISTICS                                       |                              | -40B                                  |        | UNITS           | NOTES      |
|--|------------------------------|---------------------------------------|--------|-----------------|------------|
| PARAMETER  | SYMBOL                       | MIN                                   | MAX    |                 |            |
| Access window of DQs from CK/CK#                         | <sup>t</sup> AC              | -0.70                                 | +0.70  | ns              |            |
| CK high-level width                                      | <sup>t</sup> CH              | 0.45                                  | 0.55   | <sup>t</sup> CK | 26         |
| CK low-level width                                       | <sup>t</sup> CL              | 0.45                                  | 0.55   | <sup>t</sup> CK | 26         |
| Clock cycle time   | CL = 3                       | <sup>t</sup> CK (3)                   | 5.00   | 7.50            | 40, 46     |
|  | CL = 2.5                     | <sup>t</sup> CK (2.5)                 | 6.00   | 13.00           | ns, 40, 46 |
|  | CL = 2                       | <sup>t</sup> CK (2)                   | 7.50   | 13.00           | ns, 40, 46 |
| DQ and DM input hold time relative to DQS                | <sup>t</sup> DH              | 0.40                                  |        | ns              | 23, 27     |
| DQ and DM input setup time relative to DQS               | <sup>t</sup> DS              | 0.40                                  |        | ns              | 23, 27     |
| DQ and DM input pulse width (for each input)             | <sup>t</sup> DIPW            | 1.75                                  |        | ns              | 27         |
| Access window of DQS from CK/CK#                         | <sup>t</sup> DQSCK           | -0.60                                 | +0.60  | ns              |            |
| DQS input high pulse width                               | <sup>t</sup> DQSH            | 0.35                                  |        | <sup>t</sup> CK |            |
| DQS input low pulse width                                | <sup>t</sup> DQSL            | 0.35                                  |        | <sup>t</sup> CK |            |
| DQS-DQ skew, DQS to last DQ valid, per group, per access | <sup>t</sup> DQSQ            |                                       | 0.40   | ns              | 22, 23     |
| Write command to first DQS latching transition           | <sup>t</sup> DOSS            | 0.72                                  | 1.28   | <sup>t</sup> CK |            |
| DQS falling edge to CK rising - setup time               | <sup>t</sup> DSS             | 0.20                                  |        | <sup>t</sup> CK |            |
| DQS falling edge from CK rising - hold time              | <sup>t</sup> DSH             | 0.20                                  |        | <sup>t</sup> CK |            |
| Half clock period  | <sup>t</sup> HP              | <sup>t</sup> CH, <sup>t</sup> CL      |        | ns              | 30         |
| Data-out high-impedance window from CK/CK#               | <sup>t</sup> HZ              |                                       | +0.70  | ns              | 16, 37     |
| Data-out low-impedance window from CK/CK#                | <sup>t</sup> LZ              | -0.70                                 |        | ns              | 16, 37     |
| Address and control input hold time (fast slew rate)     | <sup>t</sup> IH <sub>F</sub> | 0.60                                  |        | ns              | 12         |
| Address and control input setup time (fast slew rate)    | <sup>t</sup> IS <sub>F</sub> | 0.60                                  |        | ns              | 12         |
| Address and control input hold time (slow slew rate)     | <sup>t</sup> IH <sub>S</sub> | 0.60                                  |        | ns              | 12         |
| Address and control input setup time (slow slew rate)    | <sup>t</sup> IS <sub>S</sub> | 0.60                                  |        | ns              | 12         |
| Address and Control input pulse width (for each input)   | <sup>t</sup> IPW             | 2.20                                  |        | ns              |            |
| LOAD MODE REGISTER command cycle time                    | <sup>t</sup> MRD             | 10.00                                 |        | ns              |            |
| DQ-DQS hold, DQS to first DQ to go non-valid, per access | <sup>t</sup> QH              | <sup>t</sup> HP<br>- <sup>t</sup> QHS |        | ns              | 22, 23     |
| Data hold skew factor                                    | <sup>t</sup> QHS             |                                       | 0.50   | ns              |            |
| ACTIVE to PRECHARGE command                              | <sup>t</sup> RAS             | 40                                    | 70,000 | ns              | 31         |
| ACTIVE to READ with Auto precharge command               | <sup>t</sup> RAP             | 15                                    |        | ns              |            |
| ACTIVE to ACTIVE/AUTO REFRESH command period             | <sup>t</sup> RC              | 55                                    |        | ns              |            |
| AUTO REFRESH command period                              | <sup>t</sup> RFC             | 70                                    |        | ns              | 44         |


**Table 14: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (Continued)**

 Notes: 1-5, 12-15, 29; notes appear on pages 18-20;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.6\text{V} \pm 0.1\text{V}$ 

| AC CHARACTERISTICS                     |             | -40B                |       | UNITS         | NOTES  |
|--|-------------|---------------------|-------|---------------|--------|
| PARAMETER                              | SYMBOL      | MIN                 | MAX   |               |        |
| ACTIVE to READ or WRITE delay          | $t_{RCD}$   | 15                  |       | ns            |        |
| PRECHARGE command period               | $t_{RP}$    | 15                  |       | ns            |        |
| DQS read preamble                      | $t_{RPRE}$  | 0.90                | 1.10  | $t_{CK}$      | 38     |
| DQS read postamble                     | $t_{RPST}$  | 0.40                | 0.60  | $t_{CK}$      | 38     |
| ACTIVE bank a to ACTIVE bank b command | $t_{RRD}$   | 10                  |       | ns            |        |
| DQS write preamble                     | $t_{WPRE}$  | 0.25                |       | $t_{CK}$      |        |
| DQS write preamble setup time          | $t_{WPRES}$ | 0                   |       | ns            | 18, 19 |
| DQS write postamble                    | $t_{WPST}$  | 0.40                | 0.60  | $t_{CK}$      | 17     |
| Write recovery time                    | $t_{WR}$    | 15                  |       | ns            |        |
| Internal WRITE to READ command delay   | $t_{WTR}$   | 2                   |       | $t_{CK}$      |        |
| Data valid output window               | na          | $t_{OH} - t_{DQSQ}$ |       | ns            | 22     |
| REFRESH to REFRESH command interval    | $t_{REFC}$  |                     | 70.30 | $\mu\text{s}$ | 21     |
| Average periodic refresh interval      | $t_{REFI}$  |                     | 7.81  | $\mu\text{s}$ | 21     |
| Terminating voltage delay to $V_{DD}$  | $t_{VTD}$   | 0                   |       | ns            |        |
| Exit SELF REFRESH to non-READ command  | $t_{XSNR}$  | 70                  |       | ns            |        |
| Exit SELF REFRESH to READ command      | $t_{XSRD}$  | 200                 |       | $t_{CK}$      |        |

## Notes

1. All voltages referenced to VSS.
2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:



4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed  $\pm 2$  percent of the DC value. Thus, from VDDQ/2, VREF is allowed  $\pm 25$ mV for DC error and an additional  $\pm 25$ mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 3 for -40B with the outputs open.
9. Enables on-chip refresh and address counters.
10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
11. This parameter is sampled. VDD = +2.6V  $\pm 0.1$ V, VDDQ = +2.6V  $\pm 0.1$ V, VREF = VSS, f = 100 MHz, TA = 25°C, VOUT (DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
12. For slew rates < 1 V/ns and greater  $\geq 0.5$  V/ns. If slew rate is < 0.5 V/ns, timing must be derated: tIS has an additional 50ps per each 100mV/ns reduction in slew rate from 500mV/ns, while tIH is unaffected. If slew rate exceeds 4.5 V/ns, functionality is uncertain. For -40B, slew rates must be  $\geq 0.5$  V/ns.
13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE  $\leq 0.3 \times$  VDDQ is recognized as LOW.
15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
16. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above VIHDC (MIN)) then it must not transition low (below VIHDC) prior to tDQSH (MIN).
18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on tDQSS.
20. MIN (tRC or tRFC) for IDD measurements is the smallest multiple of tCK that meets the minimum absolute value for the respective parameter. tRAS (MAX) for IDD measurements is the largest multiple of tCK that meets the maximum absolute value for tRAS.
21. The refresh period 64ms. This equates to an average refresh rate of 7.8125 $\mu$ s. However, an AUTO REFRESH command must be asserted at least once every 70.3 $\mu$ s; burst refreshing or posting by

the DRAM controller greater than eight refresh cycles is not allowed.

22. The valid data window is derived by achieving other specifications:  $t_{HP}$  ( $t_{CK}/2$ ),  $t_{DQSQ}$ , and  $t_{QH}$  ( $t_{QH} = t_{HP} - t_{QHS}$ ). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain.
23. Each byte lane has a corresponding DQS.
24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period ( $t_{RFC}$  [MIN]) else CKE is LOW (i.e., during standby).
25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level,  $V_{IL}$  (AC) or  $V_{IH}$  (AC).
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level,  $V_{IL}$  (DC) or  $V_{IH}$  (DC).
26. JEDEC specifies CK and CK# input slew rate must be  $\geq 1V/ns$  ( $2V/ns$  differentially).
27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than  $0.5V/ns$ , timing must be derated: 50ps must be added to  $t_{DS}$  and  $t_{DH}$  for each  $100mv/ns$  reduction in slew rate. If slew rate exceeds  $4V/ns$ , functionality is uncertain. For -40B, slew rates must be  $\geq 0.5 V/ns$ .
28.  $V_{DD}$  must not vary more than 4 percent if CKE is not active while any bank is active.
29. The clock is allowed up to  $\pm 150ps$  of jitter. Each timing parameter is allowed to vary by the same amount.
30.  $t_{HP}$  min is the lesser of  $t_{CL}$  minimum and  $t_{CH}$  minimum actually applied to the device CK and CK# inputs, collectively during bank active.
31. READs and WRITEs with auto precharge are not allowed to be issued until  $t_{RAS}$  (MIN) can be satisfied prior to the internal precharge command being issued.
32. Any positive glitch must be less than 1/3 of the clock and not more than +300mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -200mV or 2.4V, whichever is more positive.
33. Normal Output Drive Curves:
  - a. The full variation in driver pull-down current from minimum to maximum process, temper-

ature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8.

- b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8.
- c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9.
- d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9.
- e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 10$  percent, for device drain-to-source voltages from 0.1V to 1.0V.

Figure 8: Pull-Down





Figure 9: Pull-Up




34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
35. VIH overshoot:  $V_{IH} (MAX) = V_{DDQ} + 1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot:  $V_{IL} (MIN) = -1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.
36. VDD and VDDQ must track each other.
37.  $t_{HZ} (MAX)$  will prevail over  $t_{DQSCK} (MAX) + t_{RPST} (MAX)$  condition.  $t_{LZ} (MIN)$  will prevail over  $t_{DQSCK} (MIN) + t_{RPRE} (MAX)$  condition.
38.  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ).
39. During initialization, VDDQ, VTT, and VREF must be equal to or less than  $V_{DD} + 0.3V$ . Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0V, provided a minimum of  $42\Omega$  of series resistance is used between the VTT supply and the input pin.
40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
41. For -40B,  $IDD3N$  is specified to be 35mA per DDR SDRAM device at 100 MHz.
42. Random address changing and 50 percent of data changing at every transfer.
43. Random address changing and 100 percent of data changing at every transfer.
44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until  $t_{REF}$  later.
45.  $IDD2N$  specifies the DQ, DQS, and DM to be driven to a valid high or low logic level.  $IDD2Q$  is similar to  $IDD2F$  except  $IDD2Q$  specifies the address and control inputs to remain stable. Although  $IDD2F$ ,  $IDD2N$ , and  $IDD2Q$  are similar,  $IDD2F$  is "worst case."
46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).
47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
48. When an input signal is HIGH or LOW, it is defined as a steady state logic high or logic low.

## Initialization

To ensure device operation the DRAM must be initialized as described below:

1. Simultaneously apply power to VDD and VDDQ.
2. Apply VREF and then VTT power.
3. Assert and hold CKE at a LVCMOS logic low.
4. Provide stable CLOCK signals.
5. Wait at least 200 $\mu$ s.
6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL\_2 input unless a power cycle occurs.
7. Perform a PRECHARGE ALL command.
8. Wait at least  $t_{RP}$  time, during this time NOPs or DESELECT commands must be given.
9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
10. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
12. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
13. Issue a PRECHARGE ALL command.
14. Wait at least  $t_{RP}$  time, only NOPs or DESELECT commands are allowed.
15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
16. Wait at least  $t_{RFC}$  time, only NOPs or DESELECT commands are allowed.
17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
18. Wait at least  $t_{RFC}$  time, only NOPs or DESELECT commands are allowed.
19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
20. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.

Figure 10: Initialization Flow Diagram




**Table 15: PLL Clock Driver Timing Requirements and Switching Characteristics**

Note: 1

| PARAMETER                 | SYMBOL                                     | 0°C ≤ T <sub>A</sub> ≤ +70°C<br>V <sub>DD</sub> = +2.6V ±0.1V |         |     | UNITS | NOTES |
|---------------------------|--|---|---------|-----|-------|-------|
|                           |  | MIN   | NOMINAL | MAX |       |       |
| Operating Clock Frequency | f <sub>CK</sub>                            | 60  | -       | 220 | MHz   | 2, 3  |
| Input Duty Cycle          | t <sub>DC</sub>                            | 40  | -       | 60  | %     |       |
| Stabilization Time        | t <sub>STAB</sub>                          | -   | -       | 100 | ms    | 4     |
| Cycle to Cycle Jitter     | t <sub>JIT<sub>CC</sub></sub>              | -75   | -       | 75  | ps    |       |
| Static Phase Offset       | t <sub>∅</sub>                             | -50   | 0       | 50  | ps    | 5     |
| Output Clock Skew         | t <sub>SK<sub>O</sub></sub>                | -   | -       | 100 | ps    |       |
| Period Jitter             | t <sub>JIT<sub>PER</sub></sub>             | -75   | -       | 75  | ps    | 6     |
| Half-Period Jitter        | t <sub>JIT<sub>H<sub>PER</sub></sub></sub> | -100  | -       | 100 | ps    | 6     |
| Input Clock Slew Rate     | t <sub>LS<sub>I</sub></sub>                | 1.0   | -       | 4   | V/ns  |       |
| Output Clock Slew Rate    | t <sub>LS<sub>O</sub></sub>                | 1.0   | -       | 2   | V/ns  | 7     |

**NOTE:**

1. The timing and switching specifications for the PLL listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
2. The PLL must be able to handle spread spectrum induced skew.
3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)
4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
5. Static Phase Offset does not include Jitter.
6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
7. The Output Slew Rate is determined from the IBIS model:



**Table 16: Register Timing Requirements and Switching Characteristics**

Note: 1


| REGISTER  | SYMBOL                    | PARAMETER                         | CONDITION                                 | 0°C ≤ T <sub>A</sub> ≤ +70°C<br>V <sub>DD</sub> = +2.6V ±0.1V |     | UNITS | NOTES |
|---|---------------------------|-----------------------------------|---|---|-----|-------|-------|
|   |                           |                                   |   | MIN   | MAX |       |       |
| SSTL<br>(bit pattern<br>by JESD82-3<br>or JESD82-4) | f <sub>clock</sub>        | Clock Frequency                   |   | 60  | 220 | MHz   |       |
|   | t <sub>pd</sub>           | Clock to Output Time              | 30pF to GND and<br>50Ω to V <sub>TT</sub> | 1.1   | 2.8 | ns    |       |
|   | t <sub>PHL</sub>          | Reset to Output Time              |   | -   | 5   | ns    |       |
|   | t <sub>w</sub>            | Pulse Duration                    | CK, CK# HIGH or<br>LOW                    | 2.5   | -   | ns    |       |
|   | t <sub>act</sub>          | Differential Inputs Active Time   |   | -   | 22  | ns    | 2     |
|   | t <sub>inact</sub>        | Differential Inputs Inactive Time |   | -   | 22  | ns    | 3     |
|   | t <sub>su</sub>           | Setup Time, Fast Slew Rate        | Data Before CK<br>HIGH, CK# LOW           | 0.75  | -   | ns    | 4, 6  |
|   |                           | Setup Time, Slow Slew Rate        |   | 0.90  | -   | ns    | 5, 6  |
| t <sub>h</sub>                                      | Hold Time, Fast Slew Rate | Data After CK HIGH,<br>CK# LOW    | 0.75                                      | -   | ns  | 4, 6  |       |
|   | Hold Time, Slow Slew Rate |                                   | 0.90                                      | -   | ns  | 5, 6  |       |

NOTE:

1. The timing and switching specifications for the register listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC Standard JESD82.
2. Data inputs must be low a minimum time of t<sub>act</sub> max, after RESET# is taken HIGH.
3. Data and clock inputs must be held at valid levels (not floating) a minimum time of t<sub>inact</sub> max, after RESET# is taken LOW.
4. For data signal input slew rate ≥ 1 V/ns.
5. For data signal input slew rate ≥ 0.5 V/ns and < 1V/ns.
6. CK, CK# signals input slew rate ≥ 1V/ns.



Figure 11: Component Case Temperature vs. Air Flow



NOTE:

1. Micron Technology, Inc. recommends a minimum air flow of 1 meter/second (~197 LFM) across all modules.
2. The component case temperature measurements shown above were obtained experimentally. The typical system to be used for experimental purposes is a dual-processor 600 MHz work station, fully loaded, with four comparable registered memory modules. Case temperatures charted represent worst-case component locations on modules installed in the internal slots of the system.
3. Temperature versus air speed data is obtained by performing experiments with the system motherboard removed from its case and mounted in a Eiffel-type low air speed wind tunnel. Peripheral devices installed on the system motherboard for testing are the processor(s) and video card, all other peripheral devices are mounted outside of the wind tunnel test chamber.
4. The memory diagnostic software used for determining worst-case component temperatures is a memory diagnostic software application developed for internal use by Micron Technology, Inc.

### SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).

### SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

### SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 12: Data Validity




Figure 13: Definition of Start and Stop





Figure 14: Acknowledge Response From Receiver



**Table 17: EEPROM Device Select Code**


The most significant bit (b7) is sent first

| SELECT CODE                          | DEVICE TYPE IDENTIFIER |    |    |    | CHIP ENABLE |     |     | $\overline{RW}$ |
|--------------------------------------|------------------------|----|----|----|-------------|-----|-----|-----------------|
|                                      | b7                     | b6 | b5 | b4 | b3          | b2  | b1  | b0              |
| Memory Area Select Code (two arrays) | 1                      | 0  | 1  | 0  | SA2         | SA1 | SA0 | $\overline{RW}$ |
| Protection Register Select Code      | 0                      | 1  | 1  | 0  | SA2         | SA1 | SA0 | $\overline{RW}$ |

**Table 18: EEPROM Operating Modes**

| MODE                 | $\overline{RW}$ BIT | $\overline{WC}$                    | BYTES | INITIAL SEQUENCE                                      |
|----------------------|---------------------|------------------------------------|-------|---|
| Current Address Read | 1                   | V <sub>IH</sub> or V <sub>IL</sub> | 1     | START, Device Select, $\overline{RW} = '1'$           |
| Random Address Read  | 0                   | V <sub>IH</sub> or V <sub>IL</sub> | 1     | START, Device Select, $\overline{RW} = '0'$ , Address |
|                      | 1                   | V <sub>IH</sub> or V <sub>IL</sub> | 1     | reSTART, Device Select, $\overline{RW} = '1'$         |
| Sequential Read      | 1                   | V <sub>IH</sub> or V <sub>IL</sub> | ≥ 1   | Similar to Current or Random Address Read             |
| Byte Write           | 0                   | V <sub>IL</sub>                    | 1     | START, Device Select, $\overline{RW} = '0'$           |
| Page Write           | 0                   | V <sub>IL</sub>                    | ≤ 16  | START, Device Select, $\overline{RW} = '0'$           |

**Figure 15: SPD EEPROM Timing Diagram**



**Table 19: Serial Presence-Detect EEPROM DC Operating Conditions**

All voltages referenced to VSS; VDDSPD = +2.3V to +3.6V

| PARAMETER/CONDITION   | SYMBOL          | MIN                   | MAX                   | UNITS |
|---|-----------------|-----------------------|-----------------------|-------|
| SUPPLY VOLTAGE  | VDDSPD          | 2.3                   | 3.6                   | V     |
| INPUT HIGH VOLTAGE: Logic 1; All inputs                                 | V <sub>IH</sub> | V <sub>DD</sub> x 0.7 | V <sub>DD</sub> + 0.5 | V     |
| INPUT LOW VOLTAGE: Logic 0; All inputs                                  | V <sub>IL</sub> | -1                    | V <sub>DD</sub> x 0.3 | V     |
| OUTPUT LOW VOLTAGE: I <sub>OUT</sub> = 3mA                              | V <sub>OL</sub> | -                     | 0.4                   | V     |
| INPUT LEAKAGE CURRENT: V <sub>IN</sub> = GND to V <sub>DD</sub>         | I <sub>LI</sub> | -                     | 10                    | μA    |
| OUTPUT LEAKAGE CURRENT: V <sub>OUT</sub> = GND to V <sub>DD</sub>       | I <sub>LO</sub> | -                     | 10                    | μA    |
| STANDBY CURRENT:  | I <sub>SB</sub> | -                     | 30                    | μA    |
| SCL = SDA = V <sub>DD</sub> - 0.3V; All other inputs = GND or 3.3V ±10% |                 |                       |                       |       |
| POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz                     | I <sub>CC</sub> | -                     | 2                     | mA    |

**Table 20: Serial Presence-Detect EEPROM AC Operating Conditions**

All voltages referenced to VSS; VDDSPD = +2.3V to +3.6V

| PARAMETER/CONDITION   | SYMBOL              | MIN | MAX | UNITS | NOTES |
|---|---------------------|-----|-----|-------|-------|
| SCL LOW to SDA data-out valid                               | t <sup>AA</sup>     | 0.2 | 0.9 | μs    | 1     |
| Time the bus must be free before a new transition can start | t <sup>BUF</sup>    | 1.3 |     | μs    |       |
| Data-out hold time  | t <sup>DH</sup>     | 200 |     | ns    |       |
| SDA and SCL fall time                                       | t <sup>F</sup>      |     | 300 | ns    | 2     |
| Data-in hold time   | t <sup>HD:DAT</sup> | 0   |     | μs    |       |
| Start condition hold time                                   | t <sup>HD:STA</sup> | 0.6 |     | μs    |       |
| Clock HIGH period   | t <sup>HIGH</sup>   | 0.6 |     | μs    |       |
| Noise suppression time constant at SCL, SDA inputs          | t <sup>I</sup>      |     | 50  | ns    |       |
| Clock LOW period  | t <sup>LOW</sup>    | 1.3 |     | μs    |       |
| SDA and SCL rise time                                       | t <sup>R</sup>      |     | 0.3 | μs    | 2     |
| SCL clock frequency   | f <sup>SCL</sup>    |     | 400 | KHz   |       |
| Data-in setup time  | t <sup>SU:DAT</sup> | 100 |     | ns    |       |
| Start condition setup time                                  | t <sup>SU:STA</sup> | 0.6 |     | μs    | 3     |
| Stop condition setup time                                   | t <sup>SU:STO</sup> | 0.6 |     | μs    |       |
| WRITE cycle time  | t <sup>WRC</sup>    |     | 10  | ms    | 4     |

NOTE:

1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a reSTART condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (t<sup>WRC</sup>) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



**Table 21: Serial Presence-Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes at end of Serial Presence-Detect Matrix

| BYTE  | DESCRIPTION   | ENTRY (VERSION)                  | MT18VDDF6472 | MT18VDDF12872 |
|-------|---|----------------------------------|--------------|---------------|
| 0     | Number of SPD Bytes Used by Micron  | 128                              | 80           | 80            |
| 1     | Total Number of Bytes In SPD Device   | 256                              | 08           | 08            |
| 2     | Fundamental Memory Type   | SDRAM DDR                        | 07           | 07            |
| 3     | Number of Row Addresses on Assembly   | 13                               | 0D           | 0D            |
| 4     | Number of Column Addresses on Assembly  | 11 or 12                         | 0B           | 0C            |
| 5     | Number of Physical Ranks on DIMM  | 1                                | 01           | 01            |
| 6     | Module Data Width   | 72                               | 48           | 48            |
| 7     | Module Data Width (Continued)   | 0                                | 00           | 00            |
| 8     | Module Voltage Interface Levels   | SSTL 2.5V                        | 04           | 04            |
| 9     | SDRAM Cycle Time, ( <sup>t</sup> CK) CAS Latency = 3                            | 5ns (-40B)                       | 50           | 50            |
| 10    | SDRAM Access From Clock ( <sup>t</sup> AC) CAS Latency = 3                      | 0.7 (-40B)                       | 70           | 70            |
| 11    | Module Configuration Type   | ECC                              | 02           | 02            |
| 12    | Refresh Rate/type   | 7.81μs/SELF                      | 82           | 82            |
| 13    | SDRAM Device Width (Primary DDR SDRAM)  | 4                                | 04           | 04            |
| 14    | Error-checking DDR SDRAM Data Width   | 4                                | 04           | 04            |
| 15    | Minimum Clock Delay, Back-to-Back Random Column Access                          | 1 clock                          | 01           | 01            |
| 16    | Burst Lengths Supported   | 2, 4, 8                          | 0E           | 0E            |
| 17    | Number of Banks on DDR SDRAM Device   | 4                                | 04           | 04            |
| 18    | CAS Latencies Supported   | 3, 2.5, 2                        | 1C           | 1C            |
| 19    | CS Latency  | 0                                | 01           | 01            |
| 20    | WE Latency  | 1                                | 02           | 02            |
| 21    | SDRAM Module Attributes   | Registered, PLL/Diff. Clock      | 26           | 26            |
| 22    | SDRAM Device Attributes: General  | Fast / Concurrent Auto Precharge | C0           | C0            |
| 23    | SDRAM Cycle Time, ( <sup>t</sup> CK) CAS Latency = 2.5                          | 6ns (for PC2700 compat.)         | 60           | 60            |
| 24    | SDRAM Access From Clock ( <sup>t</sup> AC) CAS Latency = 2.5                    | 0.7ns (for PC2700 compat.)       | 70           | 70            |
| 25    | SDRAM Cycle Time, ( <sup>t</sup> CK) CAS Latency = 2                            | 7.5ns (PC2100, PC1600)           | 75           | 75            |
| 26    | SDRAM Access From CK, ( <sup>t</sup> AC) CAS Latency = 2                        | 0.75ns (PC2100, PC1600)          | 75           | 75            |
| 27    | Minimum Row Precharge Time, ( <sup>t</sup> RP)                                  | 15ns (-40B)                      | 3C           | 3C            |
| 28    | Minimum Row Active to Row Active, ( <sup>t</sup> RRD)                           | 10ns (-40B)                      | 28           | 28            |
| 29    | Minimum RAS# to CAS# Delay, ( <sup>t</sup> RCD)                                 | 15ns (-40B)                      | 3C           | 3C            |
| 30    | Minimum RAS# Pulse Width, ( <sup>t</sup> RAS), (See note 3)                     | 40ns (-40B)                      | 28           | 28            |
| 31    | Module Rank Density   | 512MB or 1GB                     | 80           | 01            |
| 32    | Address and Command Setup Time, ( <sup>t</sup> IS),                             | 0.6ns (-40B)                     | 60           | 60            |
| 33    | Address and Command Hold Time, ( <sup>t</sup> IH),                              | 0.6ns (-40B)                     | 60           | 60            |
| 34    | Data/Data Mask Input Setup Time, ( <sup>t</sup> DS)                             | 0.4ns (-40B)                     | 40           | 40            |
| 35    | Data/Data Mask Input Hold Time, ( <sup>t</sup> DH)                              | 0.4ns (-40B)                     | 40           | 40            |
| 36-40 | Reserved  |                                  | 00           | 00            |
| 41    | Min Active Auto Refresh Time ( <sup>t</sup> RC)                                 | 55ns (-40B)                      | 37           | 37            |
| 42    | Minimum Auto Refresh to Active/Auto Refresh Command Period, ( <sup>t</sup> RFC) | 70ns (-40B)                      | 46           | 46            |
| 43    | SDRAM Device Max Cycle Time ( <sup>t</sup> CKMAX)                               | 12ns (-40B)                      | 30           | 30            |
| 44    | SDRAM Device Max DQS-DQ Skew Time ( <sup>t</sup> DQSQ)                          | 0.4ns (-40B)                     | 28           | 28            |

**Table 21: Serial Presence-Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes at end of Serial Presence-Detect Matrix

| BYTE   | DESCRIPTION   | ENTRY (VERSION) | MT18VDDF6472  | MT18VDDF12872 |
|--------|---|-----------------|---------------|---------------|
| 45     | SDRAM Device Max Read Data Hold Skew Factor (t <sub>QHS</sub> ) | 0.5ns (-40B)    | 50            | 50            |
| 46-61  | Reserved  |                 | 00            | 00            |
| 47     | DIMM Height   |                 | 01            | 01            |
| 48-61  | Reserved  |                 | 00            | 00            |
| 62     | SPD Revision  | Release 1.1     | 11            | 11            |
| 63     | Checksum for Bytes 0-62   | -40B            | D1            | 53            |
| 64     | Manufacturer's JEDEC ID Code                                    | MICRON          | 2C            | 2C            |
| 65-71  | Manufacturer's JEDEC ID Code                                    | (Continued)     | FF            | FF            |
| 72     | Manufacturing Location  | 01-12           | 01-0C         | 01-0C         |
| 73-90  | Module Part Number (ASCII)                                      | Release 1.1     | Variable Data | Variable Data |
| 91     | PCB Identification Code   | 1-9             | 01-09         | 01-09         |
| 92     | Identification Code (Continued)                                 | 0               | 00            | 00            |
| 93     | Year of Manufacture in BCD                                      |                 | Variable Data | Variable Data |
| 94     | Week of Manufacture in BCD                                      |                 | Variable Data | Variable Data |
| 95-98  | Module Serial Number  |                 | Variable Data | Variable Data |
| 99-127 | Manufacturer-Specific Data (RSVD)                               |                 | -             | -             |

Figure 16: 184-Pin DIMM Dimensions – Low-Profile PCB





Figure 17: 184-Pin DIMM Dimensions – Very Low-Profile PCB



NOTE:

All dimensions are in inches (millimeters);  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.



512MB, 1GB (x72, ECC, SR) PC3200  
184-PIN DDR SDRAM RDIMM

### Data Sheet Designation

**Released (No Mark):** This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production

devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.