

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

DDR SDRAM SODIMM

MT16VDDF6464H – 512MB

MT16VDDF12864H – 1GB

For component data sheets, refer to Micron's Web site: www.micron.com

Features

- 200-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC2100, PC2700, and PC3200
- 512MB (64 Meg x 64) and 1GB (128 Meg x 64)
- VDD = VDDQ = +2.5V
(-40B: VDD = VDDQ = +2.6V)
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL_2-compatible)
- Internal, pipelined double data rate (DDR) 2n-prefetch architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—that is, source-synchronous data capture
- Differential clock inputs CK and CK#
- Multiple internal device banks for concurrent operation
- Dual rank
- Programmable burst lengths (BL): 2, 4, or 8
- Auto precharge option
- Auto refresh and self refresh modes: 7.8125µs maximum average periodic refresh interval
- Serial presence-detect (SPD) with EEPROM
- Selectable CAS latency (CL) for maximum compatibility
- Gold edge contacts

200-Pin SODIMM Figures

Figure 1: 512MB 200-Pin SODIMM (MO-244)

PCB height: 31.75mm (1.25in)





Figure 2: 1GB 200-Pin SODIMM (MO-244)

PCB height: 31.75mm (1.25in)



Options

- Self refresh current
 - Standard None
 - Low power¹ L
- Operating temperature
 - Commercial (0°C ≤ T_A ≤ +70°C) None
 - Industrial (-40°C ≤ T_A ≤ +85°C) I
- Package
 - 200-pin DIMM (standard) G
 - 200-pin DIMM (Pb-free)² Y
- Memory clock, speed, CAS latency
 - 5.0ns (200 MHz), 400 MT/s, CL = 3 -40B
 - 6.0ns (167 MHz), 333 MT/s, CL = 2.5 -335
 - 7.5ns (133 MHz), 266 MT/s, CL = 2.5² -265

Marking

- Notes: 1. See Table 9 on page 10, Table 10 on page 11, or Table 11 on page 12 for low power values.
2. Contact Micron for product availability.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)			t _{RCD} (ns)	t _{RP} (ns)	t _{RC} (ns)	Notes
		CL = 3	CL = 2.5	CL = 2				
-40B	PC3200	400	333	266	15	15	55	
-335	PC2700	–	333	266	18	18	60	1
-265	PC2100	–	266	200	20	20	65	

Notes: 1. The values of t_{RCD} and t_{RP} for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

Table 2: Addressing

Parameter	512MB	1GB
Refresh count	8K	8K
Row address	8K (A0–A12)	8K (A0–A12)
Device bank address	4 (BA0, BA1)	4 (BA0, BA1)
Device configuration	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)
Column address	1K (A0–A9)	2K (A0–A9, A11)
Module rank address	2 (S0#, S1#)	2 (S0#, S1#)

Table 3: Part Numbers and Timing Parameters – 512MB

Base device: MT46V32M8,¹ 256Mb DDR SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL-t _{RCD} -t _{RP})
MT16VDDF6464HG-40B__	512MB	64 Meg x 64	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT16VDDF6464HY-40B__	512MB	64 Meg x 64	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT16VDDF6464(L)HG-335__	512MB	64 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF6464HI-335	512MB	64 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF6464HY-335__	512MB	64 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF6464(L)HG-265__	512MB	64 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT16VDDF6464HY-265__	512MB	64 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

Notes: 1. Data sheets for the base devices can be found on Micron's Web site.
 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes.
 Example: MT16VDDF12864HY-335E2.



Table 4: Part Numbers and Timing Parameters – 1GB

Base device: MT46V64M8,¹ 512Mb DDR SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT16VDDF12864HG-40B__	1GB	128 Meg x 64	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT16VDDF12864HY-40B__	1GB	128 Meg x 64	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT16VDDF12864(L)HG-335__	1GB	128 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF12864HI-335__	1GB	128 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF12864H(I)Y-335__	1GB	128 Meg x 64	2.7 GB/s	6.0ns/333 MT/s	2.5-3-3
MT16VDDF12864HG-265__	1GB	128 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT16VDDF12864HY-265__	1GB	128 Meg x 64	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

- Notes:
1. Data sheets for the base devices can be found on Micron's Web site.
 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes.
Example: MT16VDDF12864HY-335F2.



Pin Assignments and Descriptions

Table 5: Pin Assignments

200-Pin SODIMM Front								200-Pin SODIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VREF	51	Vss	101	A9	151	DQ42	2	VREF	52	Vss	102	A8	152	DQ46
3	Vss	53	DQ19	103	Vss	153	DQ43	4	Vss	54	DQ23	104	Vss	154	DQ47
5	DQ0	55	DQ24	105	A7	155	VDD	6	DQ4	56	DQ28	106	A6	156	VDD
7	DQ1	57	VDD	107	A5	157	VDD	8	DQ5	58	VDD	108	A4	158	CK1#
9	VDD	59	DQ25	109	A3	159	Vss	10	VDD	60	DQ29	110	A2	160	CK1
11	DQS0	61	DQS3	111	A1	161	Vss	12	DM0	62	DM3	112	A0	162	Vss
13	DQ2	63	Vss	113	VDD	163	DQ48	14	DQ6	64	Vss	114	VDD	164	DQ52
15	Vss	65	DQ26	115	A10	165	DQ49	16	Vss	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	VDD	18	DQ7	68	DQ31	118	RAS#	168	VDD
19	DQ8	69	VDD	119	WE#	169	DQS6	20	DQ12	70	VDD	120	CAS#	170	DM6
21	VDD	71	NC	121	S0#	171	DQ50	22	VDD	72	NC	122	S1#	172	DQ54
23	DQ9	73	NC	123	NC	173	Vss	24	DQ13	74	NC	124	NC	174	Vss
25	DQS1	75	Vss	125	Vss	175	DQ51	26	DM1	76	Vss	126	Vss	176	DQ55
27	Vss	77	NC	127	DQ32	177	DQ56	28	Vss	78	NC	128	DQ36	178	DQ60
29	DQ10	79	NC	129	DQ33	179	VDD	30	DQ14	80	NC	130	DQ37	180	VDD
31	DQ11	81	VDD	131	VDD	181	DQ57	32	DQ15	82	VDD	132	VDD	182	DQ61
33	VDD	83	NC	133	DQS4	183	DQS7	34	VDD	84	NC	134	DM4	184	DM7
35	CK0	85	NC	135	DQ34	185	Vss	36	VDD	86	NC	136	DQ38	186	Vss
37	CK0#	87	Vss	137	Vss	187	DQ58	38	Vss	88	Vss	138	Vss	188	DQ62
39	Vss	89	NF	139	DQ35	189	DQ59	40	Vss	90	Vss	140	DQ39	190	DQ63
41	DQ16	91	NF	141	DQ40	191	VDD	42	DQ20	92	VDD	142	DQ44	192	VDD
43	DQ17	93	VDD	143	VDD	193	SDA	44	DQ21	94	VDD	144	VDD	194	SA0
45	VDD	95	CKE1	145	DQ41	195	SCL	46	VDD	96	CKE0	146	DQ45	196	SA1
47	DQS2	97	NC	147	DQS5	197	VDDSPD	48	DM2	98	NC	148	DM5	198	SA2
49	DQ18	99	A12	149	Vss	199	NC	50	DQ22	100	A11	150	Vss	200	Vss

Table 6: Pin Descriptions

Symbol	Type	Description
A0–A12	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
BA0, BA1	Input	Bank address: BA0 and BA1 define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
CK0, CK0#, CK1, CK1#	Input	Clock: CK, CK# are differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
CKE0, CEK1	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates the internal clock, input buffers, and output drivers.
S0#, S1#	Input	Chip selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder.
SA0–SA2	Input	Presence-detect address inputs: These pins are used to configure the SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for presence-detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
SDA	Input/Output	Serial presence-detect data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
WE#, CAS#, RAS#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
DM0–DM7	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. DM is sampled on both edges of DQS. Although the DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
DQ0–DQ63	Input/Output	Data input/output: Data bus.
DQS0–DQS7	Input/Output	Data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned with write data. Used to capture data.
VDD	Supply	Power supply: +2.5V ±0.2V.
VDDSPD	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
VREF	Supply	SSTL_2 reference voltage (VDD/2).
VSS	Supply	Ground.
NC	–	No connect: These pins are not connected on the module.
NF	–	No function: These pins are connected within the module, but provide no functionality.

Functional Block Diagrams

Figure 3: Functional Block Diagram - 512MB





Figure 4: Functional Block Diagram - 1GB



General Description

The MT16VDDF6464H and MT16VDDF12864H are high-speed, CMOS, dynamic random access 512MB and 1GB memory modules organized in a x64 configuration. These modules use DDR SDRAM devices with four internal banks.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a $2n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single $2n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various DDR SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA[2:0], which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is connected to VSS, permanently disabling hardware write protect.

Electrical Specifications

Stresses greater than those listed in Table 7 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated on the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 7: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	
V _{DD}	V _{DD} supply voltage relative to V _{SS}	-1.0	+3.6	V	
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.5	+3.2	V	
I _I	Input leakage current; Any input 0V ≤ V _{IN} ≤ V _{DD} ; V _{REF} input 0V ≤ V _{IN} ≤ 1.35V (All other pins not under test = 0V)	Address inputs, RAS#, CAS#, WE#, BA	-32	+32	μA
		S#, CKE, CK, CK#	-16	+16	
		DM	-4	+4	
I _{OZ}	Output leakage current; 0V ≤ V _{OUT} ≤ V _{DDQ} ; DQ are disabled	DQ, DQS	-10	+10	μA
T _A	DRAM ambient operating temperature ¹	Commercial	0	+70	°C
		Industrial	-40	+85	°C

Notes: 1. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown in Table 8.

Table 8: Module and Component Speed Grades

DDR components may exceed the listed module speed grades

Module Speed Grade	Component Speed Grade
-40B	-5B
-335	-6
-265	-75

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

IDD Specifications

Table 9: IDD Specifications and Conditions – 512MB (Die Revision K)

Values are shown for the MT46V32M8 DDR SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter/Condition	Symbol	-40B	-335	Units	
Operating one bank active-precharge current: One device bank; Active-precharge; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0 ¹	832	752	mA	
Operating one bank active-read-precharge current: One device bank; Active-read-precharge; BL = 4; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; I _{OUT} = 0mA; Address and control inputs changing once per clock cycle	IDD1 ¹	992	952	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = (LOW)	IDD2P ²	64	64	mA	
Idle standby current: CS# = HIGH; All device banks are idle; $t_{CK} = t_{CK}(\text{MIN})$; CKE = HIGH; Address and other control inputs changing once per clock cycle. V _{IN} = V _{REF} for DQ, DQS, and DM	IDD2F ²	800	800	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = LOW	IDD3P ²	560	480	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank active; $t_{RC} = t_{RAS}(\text{MAX})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N ²	960	880	mA	
Operating burst read current: BL = 2; Continuous burst reads; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; I _{OUT} = 0mA	IDD4R ¹	1,472	1,132	mA	
Operating burst write current: BL = 2; Continuous burst writes; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W ¹	1,472	1,312	mA	
Auto refresh burst current	$t_{REFC} = t_{RFC}(\text{MIN})$	IDD5 ²	2,560	2,560	mA
	$t_{REFC} = 7.8125\mu\text{s}$	IDD5A ²	96	96	mA
Self refresh current: CKE ≤ 0.2V	Standard	IDD6 ^{2, 3}	64	64	mA
	Low power	IDD6A ^{2, 3}	32	32	mA
Operating bank interleave read current: Four device bank interleaving reads (BL = 4) with auto precharge; $t_{RC} = t_{RC}(\text{MIN})$ allowed; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs change only during active READ or WRITE commands	IDD7 ¹	2,352	2,192	mA	

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks are in IDD2P (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.
 3. The standard module guarantees IDD6 and the low-power module guarantees IDD6A.

Table 10: IDD Specifications and Conditions – 512MB (All Other Die Revisions)

Values are shown for the MT46V32M8 DDR SDRAM only and are computed from values specified in the 256Mb (32 Meg x 8) component data sheet

Parameter/Condition	Symbol	-40B	-335	-265	Units	
Operating one bank active-precharge current: One device bank; Active-precharge; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0 ¹	1,112	1,032	992	mA	
Operating one bank active-read-precharge current: One device bank; Active-read-precharge; BL = 4; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; IOUT = 0mA; Address and control inputs changing once per clock cycle	IDD1 ¹	1,392	1,392	1,192	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = (LOW)	IDD2P ²	64	64	64	mA	
Idle standby current: CS# = HIGH; All device banks are idle; $t_{CK} = t_{CK}(\text{MIN})$; CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM	IDD2F ²	960	800	720	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = LOW	IDD3P ²	640	480	480	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank active; $t_{RC} = t_{RAS}(\text{MAX})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N ²	1,120	960	800	mA	
Operating burst read current: BL = 2; Continuous burst reads; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; IOUT = 0mA	IDD4R ¹	1,632	1,432	1,232	mA	
Operating burst write current: BL = 2; Continuous burst writes; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W ¹	1,592	1,432	1,232	mA	
Auto refresh burst current	$t_{REFC} = t_{RFC}(\text{MIN})$	IDD5 ²	4,160	4,080	3,920	mA
	$t_{REFC} = 7.8125\mu\text{s}$	IDD5A ²	96	96	96	mA
Self refresh current: CKE \leq 0.2V	Standard	IDD6 ^{2, 3}	64	64	64	mA
	Low power	IDD6A ^{2, 3}	32	32	32	mA
Operating bank interleave read current: Four device bank interleaving READs (BL = 4) with auto precharge; $t_{RC} = t_{RC}(\text{MIN})$; t_{RC} allowed; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs change only during active READ or WRITE commands	IDD7 ¹	3,792	3,312	2,952	mA	

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks are in IDD2P (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.
 3. The standard module guarantees IDD6 and the low power module guarantees IDD6A.

Table 11: IDD Specifications and Conditions – 1GB

Values are shown for the MT46V64M8 DDR SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

Parameter/Condition	Symbol	-40B	-335	-265	Units	
Operating one bank active-precharge current: One device bank; Active-precharge; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I_{DD0}^1	1,280	1,080	960	mA	
Operating one bank active-read-precharge current: One device bank; Active-read-precharge; BL = 4; $t_{RC} = t_{RC}(\text{MIN})$; $t_{CK} = t_{CK}(\text{MIN})$; $I_{OUT} = 0\text{mA}$; Address and control inputs changing once per clock cycle	I_{DD1}^1	1,520	1,320	1,200	mA	
Precharge power-down standby current: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = (LOW)	I_{DD2P}^2	80	80	90	mA	
Idle standby current: CS# = HIGH; All device banks are idle; $t_{CK} = t_{CK}(\text{MIN})$; CKE = HIGH; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS, and DM	I_{DD2F}^2	880	720	640	mA	
Active power-down standby current: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$; CKE = LOW	I_{DD3P}^2	720	560	480	mA	
Active standby current: CS# = HIGH; CKE = HIGH; One device bank active; $t_{RC} = t_{RAS}(\text{MAX})$; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	I_{DD3N}^2	960	800	720	mA	
Operating burst read current: BL = 2; Continuous burst reads; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; $I_{OUT} = 0\text{mA}$	I_{DD4R}^1	1,560	1,360	1,200	mA	
Operating burst write current: BL = 2; Continuous burst writes; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$; DQ, DM, and DQS inputs changing twice per clock cycle	I_{DD4W}^1	1,600	1,440	1,120	mA	
Auto refresh burst current	$t_{REFC} = t_{RFC}(\text{MIN})$	I_{DD5}^2	5,520	4,640	4,480	mA
	$t_{REFC} = 7.8125\mu\text{s}$	I_{DD5A}^2	176	160	160	mA
Self refresh current: CKE $\leq 0.2\text{V}$	Standard	$I_{DD6}^{2,3}$	80	80	80	mA
	Low power	$I_{DD6A}^{2,3}$	48	48	48	mA
Operating bank interleave read current: Four device bank interleaving READs (BL = 4) with auto precharge; $t_{RC} = (\text{MIN}) t_{RC}$ allowed; $t_{CK} = t_{CK}(\text{MIN})$; Address and control inputs change only during active READ or WRITE commands	I_{DD7}^1	3,640	3,280	2,840	mA	

- Notes:
1. Value calculated as one module rank in this operating condition; all other module ranks are in I_{DD2P} (CKE LOW) mode.
 2. Value calculated reflects all module ranks in this operating condition.
 3. The standard module guarantees I_{DD6} and the low power module guarantees I_{DD6A} .

Serial Presence-Detect

Table 12: Serial Presence-Detect EEPROM DC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V _{DDSPD}	2.3	3.6	V
Input high voltage: Logic 1; All inputs	V _{IH}	V _{DDSPD} × 0.7	V _{DDSPD} + 0.5	V
Input low voltage: Logic 0; All inputs	V _{IL}	-1.0	V _{DDSPD} × 0.3	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	-	0.4	V
Input leakage current: V _{IN} = GND to V _{DD}	I _{LI}	-	10	μA
Output leakage current: V _{OUT} = GND to V _{DD}	I _{LO}	-	10	μA
Standby current: SCL = SDA = V _{DD} - 0.3V; All other inputs = V _{DD} or V _{SS}	I _{SB}	-	30	μA
Power supply current: SCL clock frequency = 100 kHz	I _{CC}	-	2.0	mA

Table 13: Serial Presence-Detect EEPROM AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	t _{AA}	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t _{BUF}	1.3	-	μs	
Data-out hold time	t _{DH}	200	-	ns	
Clock/data fall time	t _F	-	300	ns	2
Clock/data rise time	t _R	-	300	ns	2
Data-in hold time	t _{HD:DAT}	0	-	μs	
Start condition hold time	t _{HD:STA}	0.6	-	μs	
Clock HIGH period	t _{HIGH}	0.6	-	μs	
Noise suppression time constant at SCL, SDA inputs	t _I	-	50	ns	
Clock LOW period	t _{LOW}	1.3	-	μs	
SCL clock frequency	f _{SCL}	-	400	kHz	
Data-in setup time	t _{SU:DAT}	100	-	ns	
Start condition setup time	t _{SU:STA}	0.6	-	μs	3
Stop condition setup time	t _{SU:STO}	0.6	-	μs	
WRITE cycle time	t _{WRC}	-	10	ms	4


- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 2. This parameter is sampled.
 3. For a restart condition or following a WRITE cycle.
 4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

Serial Presence-Detect Data

For the latest serial presence-detect data, refer to Micron's SPD page:
www.micron.com/SPD.


Module Dimensions

Figure 5: 200-Pin SODIMM – 512MB



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

Figure 6: 200-Pin SODIMM – 1GB



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992
 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.