

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



## Wireless Components

ASK/FSK Transmitter 868/433 MHz

TDA 5100 Version 2.1

Specification June 2001

<b>Revision History</b>		
Current Version: 2.1 as of 12.06..2001		
Previous Version: 2.0, November 2000		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
3-3 ... 3-7	3-3 ... 3-7	Schematics corrected: ESD structures added
5-3 ... 5-8	5-3 ... 5-8	Limits tightened for: Supply Current, Saturation Voltage of Clock Driver Output and Output Power
5-5, 5-8	5-5,5-8	Supply-voltage dependency of Output Power added as footnote
5-5, 5-8	5-5,5-8	Limits corrected for Input Current CSEL
5-3, 5-6	5-3,5-6	Limits corrected for Low Power Detect Current

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

#### **Edition 30.11.2000**

**Published by Infineon Technologies AG,  
Balanstraße 73,  
81541 München**

© Infineon Technologies AG 2001.  
All Rights Reserved.

#### **Attention please!**

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### **Components used in life-support devices or systems must be expressly authorized for such purpose!**

Critical components<sup>1</sup> of the Infineon Technologies AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Infineon Technologies AG.

1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.


2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## Product Info

### General Description

The TDA5100 is a single chip ASK/FSK transmitter for the frequency bands 868-870 MHz and 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery live. Additionally features like a power down mode, a low power detect, a selectable crystal oscillator frequency and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.

### Package



### Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier
- switchable frequency range 868-870/433-435 MHz
- ASK/FSK modulation
- low supply current (typically 7mA)
- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- selectable crystal oscillator 6.78 MHz/13.56 MHz
- programmable divided clock output for  $\mu$ C
- low external component count

### Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

### Ordering Information

Type	Ordering Code	Package
TDA 5100	Q67036-A1048	P-TSSOP-16
available on tape and reel		

# 1

## Table of Contents

<b>1</b>	<b>Table of Contents</b>	1-i
<b>2</b>	<b>Product Description</b>	2-1
2.1	Overview	2-2
2.2	Applications	2-2
2.3	Features	2-2
2.4	Package Outlines	2-3
<b>3</b>	<b>Functional Description</b>	3-1
3.1	Pin Configuration	3-2
3.2	Pin Definitions and Functions	3-3
3.3	Functional Block diagram	3-7
3.4	Functional Blocks	3-8
<b>4</b>	<b>Applications</b>	4-1
4.1	50 Ohm-Output Testboard Schematic	4-2
4.2	50 Ohm-Output Testboard Layout	4-3
4.3	Bill of material (50 Ohm-Output Testboard)	4-4
4.4	Hints	4-5
4.5	Application Board Schematic	4-8
4.6	Application Board Layout	4-9
4.7	Bill of material (Application Board)	4-10
4.8	Application Board Photo	4-11
<b>5</b>	<b>Reference</b>	5-1
5.1	Absolute Maximum Ratings	5-2
5.2	Operating Range	5-2
5.3	AC/DC Characteristics	5-3

# 2 Product Description

## Contents of this Chapter

2.1	Overview . . . . .	2-2
2.2	Applications . . . . .	2-2
2.3	Features . . . . .	2-2
2.4	Package Outlines . . . . .	2-3

## 2.1 Overview

The TDA5100 is a single chip ASK/FSK transmitter for the frequency bands 868-870 MHz and 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features like a power down mode, a low power detect, a selectable crystal oscillator frequency and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.


## 2.2 Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

## 2.3 Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier
- switchable frequency range 868-870/433-435 MHz
- ASK/FSK modulation
- low supply current (typically 7 mA)
- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- selectable crystal oscillator 6.78 MHz/13.56 MHz
- programmable divided clock output for  $\mu$ C
- low external component count

## 2.4 Package Outlines



- 1) Does not include plastic or metal protrusion of 0.15 max. per side  
 2) Does not include dambar protrusion

Figure 2-1 P-TSSOP-16




# 3 Functional Description

## Contents of this Chapter

3.1	Pin Configuration . . . . .	3-2
3.2	Pin Definitions and Functions . . . . .	3-3
3.3	Functional Block diagram . . . . .	3-7
3.4	Functional Blocks. . . . .	3-8
3.4.1	PLL Synthesizer. . . . .	3-8
3.4.2	Crystal Oscillator . . . . .	3-8
3.4.3	Power Amplifier . . . . .	3-9
3.4.4	Low Power Detect . . . . .	3-10
3.4.5	Power Modes. . . . .	3-10
3.4.5.1	Power Down Mode . . . . .	3-10
3.4.5.2	PLL Enable Mode . . . . .	3-10
3.4.5.3	Transmit Mode. . . . .	3-10
3.4.6	Recommended timing diagrams for ASK- and FSK-Modulation . .	3-12

### 3.1 Pin Configuration





Pin\_config.wmf

Figure 3-1 IC Pin Configuration




Table 3-1		
Pin No.	Symbol	Function
1	PDWN	Power Down Mode Control
2	LPD	Low Power Detect Output
3	VS	Voltage Supply
4	LF	Loop Filter
5	GND	Ground
6	ASKDTA	Amplitude Shift Keying Data Input
7	FSKDTA	Frequency Shift Keying Data Input
8	CLKOUT	Clock Driver Output
9	CLKDIV	Clock Divider Control
10	COSC	Crystal Oscillator Input
11	FSKOUT	Frequency Shift Keying Switch Output
12	FSKGND	Frequency Shift Keying Ground
13	PAGND	Power Amplifier Ground
14	PAOUT	Power Amplifier Output
15	FSEL	Frequency Range Selection (433 or 868 MHz)
16	CSEL	Crystal Frequency Selection (6.78 or 13.56 MHz)

### 3.2 Pin Definitions and Functions

Table 3-2			
Pin No.	Symbol	Interface Schematic	Function
1	PDWN		<p>Disable pin for the complete transmitter circuit.</p> <p>A logic low (PDWN &lt; 0.7 V) turns off all transmitter functions.</p> <p>A logic high (PDWN &gt; 1.5 V) gives access to all transmitter functions.</p> <p>PDWN input will be pulled up by 40 µA internally by either setting FSKDTA or ASKDTA to a logic high-state.</p>
2	LPD		<p>This pin provides an output indicating the low-voltage state of the supply voltage VS.</p> <p>VS &lt; 2.15 V will set LPD to the low-state.</p> <p>An internal pull-up current of 40 µA gives the output a high-state at supply voltages above 2.15 V.</p>
3	VS		<p>This pin is the positive supply of the transmitter electronics.</p> <p>An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 5) as short as possible.</p>

<p>4</p>	<p>LF</p>		<p>Output of the charge pump and input of the VCO control voltage.          The loop bandwidth of the PLL is 150 kHz when only the internal loop filter is used. The loop bandwidth may be reduced by applying an external RC network referencing to the positive supply VS (pin 3).</p>
<p>5</p>	<p>GND</p>		<p>General ground connection.</p>
<p>6</p>	<p>ASKDTA</p>		<p>Digital amplitude modulation can be imparted to the Power Amplifier through this pin.           A logic high (ASKDTA &gt; 1.5 V or open) enables the Power Amplifier.           A logic low (ASKDTA &lt; 0.5 V) disables the Power Amplifier.</p>
<p>7</p>	<p>FSKDTA</p>		<p>Digital frequency modulation can be imparted to the Xtal Oscillator by this pin. The VCO-frequency varies in accordance to the frequency of the reference oscillator.           A logic high (FSKDTA &gt; 1.5V or open) sets the FSK switch to a high impedance state.           A logic low (FSKDTA &lt; 0.5 V) closes the FSK switch from FSKOUT (pin 11) to FSKGND (pin 12).           A capacitor can be switched to the reference crystal network this way. The Xtal Oscillator frequency will be shifted giving the designed FSK frequency deviation.</p>

8	CLKOUT		<p>Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device.</p> <p>A clock frequency of 3.39 MHz is selected by a logic low at CLKDIV input (pin9). A clock frequency of 847.5 kHz is selected by a logic high at CLKDIV input (pin9).</p>
9	CLKDIV		<p>This pin is used to select the desired clock division rate for the CLKOUT signal.</p> <p>A logic low (CLKDIV &lt; 0.2 V) applied to this pin selects the 3.39 MHz output signal at CLKOUT (pin 8). A logic high (CLKDIV open) applied to this pin selects the 847.5 kHz output signal at CLKOUT (pin 8).</p>
10	COSC		<p>This pin is connected to the reference oscillator circuit.</p> <p>The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin.</p>
11	FSKOUT		<p>This pin is connected to a switch to FSKGND (pin 12).</p> <p>The switch is closed when the signal at FSKDTA (pin 7) is in a logic low state.</p> <p>The switch is open when the signal at FSKDTA (pin 7) is in a logic high state.</p> <p>FSKOUT can switch an additional capacitor to the reference crystal network to pull the crystal frequency by an amount resulting in the desired FSK frequency shift of the transmitter output frequency.</p>
12	FSKGND		<p>Ground connection for FSK modulation output FSKOUT.</p>

13	PAGND	<p>Ground connection of the power amplifier.</p> <p>The RF ground return path of the power amplifier output PAOUT (pin 14) has to be concentrated to this pin.</p>
14	<p>PAOUT</p> 	<p>RF output pin of the transmitter.</p> <p>A DC path to the positive supply VS has to be supplied by the antenna matching network.</p>
15	<p>FSEL</p> 	<p>This pin is used to select the desired transmitter frequency.</p> <p>A logic low (FSEL &lt; 0.5 V) applied to this pin sets the transmitter to the 433 MHz frequency range.</p> <p>A logic high (FSEL open) applied to this pin sets the transmitter to the 868 MHz frequency range.</p>
16	<p>CSEL</p> 	<p>This pin is used to select the desired reference frequency.</p> <p>A logic low (CSEL &lt; 0.2 V) applied to this pin sets the internal frequency divider to accept a reference frequency of 6.78 MHz.</p> <p>A logic high (CSEL open) applied to this pin sets the internal frequency divider to accept a reference frequency of 13.56 MHz.</p>

### 3.3 Functional Block diagram




Figure 3-2 Functional Block diagram

Block\_diagram.wmf

## 3.4 Functional Blocks

### 3.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 869 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 128 in case of a 6.78 MHz crystal or 64 in case of a 13.56 MHz crystal and can be selected via CSEL (pin 16). The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip.

### 3.4.2 Crystal Oscillator

The crystal oscillator operates either at 6.78 MHz or at 13.56 MHz.

The reference frequency can be chosen by the signal at CSEL (pin 16).

**Table 3-3**

CSEL (pin 16)	Crystal Frequency
Low <sup>1)</sup>	6.78 MHz
Open <sup>2)</sup>	13.56 MHz

1) Low: Voltage at pin < 0.2 V

2) Open: Pin open

For both quartz frequency options, 847.5 kHz or 3.39 MHz are available as output frequencies of the clock output CLKOUT (pin 8) to drive the clock input of a micro controller.

The frequency at CLKOUT (pin 8) is controlled by the signal at CLKDIV (pin 9)

**Table 3-4**

CLKDIV (pin 9)	CLKOUT Frequency
Low <sup>1)</sup>	3.39 MHz
Open <sup>2)</sup>	847.5 kHz

1) Low: Voltage at pin < 0.2 V

2) Open: Pin open



To achieve FSK transmission, the oscillator frequency can be detuned by a fixed amount by switching an external capacitor via FSKOUT (pin 11).

The condition of the switch is controlled by the signal at FSKDTA (pin 7).

FSKDTA (pin7)	FSK Switch
Low <sup>1)</sup>	CLOSED
Open <sup>2)</sup> , High <sup>3)</sup>	OPEN

- 1) Low: Voltage at pin < 0.5 V
- 2) Open: Pin open
- 3) High: Voltage at pin > 1.5 V

### 3.4.3 Power Amplifier

In case of operation in the 868-870 MHz band, the power amplifier is fed directly from the voltage controlled oscillator. In case of operation in the 433-435 MHz band, the VCO frequency is divided by 2. This is controlled by FSEL (pin 15) as described in the table below.

FSEL (pin 15)	Radiated Frequency Band
Low <sup>1)</sup>	433 MHz
Open <sup>2)</sup>	868 MHz

- 1) Low: Voltage at pin < 0.5 V
- 2) Open: Pin open

The Power Amplifier can be switched on and off by the signal at ASKDTA (pin 6).

ASKDTA (pin 6)	Power Amplifier
Low <sup>1)</sup>	OFF
Open <sup>2)</sup> , High <sup>3)</sup>	ON

- 1) Low: Voltage at pin < 0.5 V
- 2) Open: Pin open
- 3) High: Voltage at pin > 1.5 V

The Power Amplifier has an Open Collector output at PAOUT (pin 14) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 14) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 13) in order to reduce the amount of coupling to the other circuits.

### 3.4.4 Low Power Detect

The supply voltage is sensed by a low power detector. When the supply voltage drops below 2.15 V, the output LPD (pin 2) switches to the low-state. To minimize the external component count, an internal pull-up current of 40  $\mu$ A gives the output a high-state at supply voltages above 2.15 V.

The output LPD (pin 2) can either be connected to ASKDTA (pin 6) to switch off the PA as soon as the supply voltage drops below 2.15 V or it can be used to inform a micro-controller to stop the transmission after the current data packet.

### 3.4.5 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

#### 3.4.5.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is less than 100nA.

#### 3.4.5.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 3.5 mA.

#### 3.4.5.3 Transmit Mode

In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 7 mA when using a proper transforming network at PAOUT, see Figure 4-1.


#### 3.4.5.4 Power mode control

The bias circuitry is powered up via a voltage  $V > 1.5$  V at the pin PDWN (pin 1). When the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up internally.

Forcing the voltage at the pins low overrides the internally set state.

Alternatively, if the voltage at ASKDTA or FSKDTA is forced high externally, the PDWN pin is pulled up internally via a current source. In this case, it is not necessary to connect the PDWN pin, it is recommended to leave it open.

The principle schematic of the power mode control circuitry is shown in Figure 3-5.



Power\_Mode.wmf

Figure 3-5 Power mode control circuitry

Table 3-8 provides a listing of how to get into the different power modes


Table 3-8			
PDWN	FSKDTA	ASKDTA	MODE
Low <sup>1)</sup>	Low, Open	Low, Open	POWER DOWN
Open <sup>2)</sup>	Low	Low	
High <sup>3)</sup>	Low, Open, High	Low	PLL ENABLE
Open	High	Low	
High	Low, Open, High	Open, High	TRANSMIT
Open	High	Open, High	
Open	Low, Open, High	High	

- 1) Low: Voltage at pin < 0.7 V (PDWN)  
Voltage at pin < 0.5 V (FSKDTA, ASKDTA)
- 2) Open: Pin open
- 3) High: Voltage at pin > 1.5 V

Other combinations of the control pins PDWN, FSKDTA and ASKDTA are not recommended.

### 3.4.6 Recommended timing diagrams for ASK- and FSK-Modulation


ASK Modulation using FSKDTA and ASKDTA, PDWN not connected



ASK\_mod.wmf

Figure 3-6 ASK Modulation


FSK Modulation using FSKDTA and ASKDTA, PDWN not connected



FSK\_mod.wmf

Figure 3-7 FSK Modulation


Alternative ASK Modulation, FSKDTA not connected.



Alt\_ASK\_mod.wmf

Figure 3-8 Alternative ASK Modulation

Alternative FSK Modulation



Alt\_FSK\_mod.wmf


Figure 3-9 Alternative FSK Modulation

# 4 Applications

## Contents of this Chapter

4.1	50 Ohm-Output Testboard Schematic . . . . .	4-2
4.2	50 Ohm-Output Testboard Layout . . . . .	4-3
4.3	Bill of material (50 Ohm-Output Testboard) . . . . .	4-4
4.4	Hints . . . . .	4-5
4.5	Application Board Schematic . . . . .	4-8
4.6	Application Board Layout . . . . .	4-9
4.7	Bill of material (Application Board) . . . . .	4-10
4.8	Application Board Photo . . . . .	4-11


### 4.1 50 Ohm-Output Testboard Schematic



50ohm\_test\_v5.wmf


Figure 4-1 50Ω-output testboard schematic

## 4.2 50 Ohm-Output Testboard Layout



Oben (3.00 09/14/99 tda5100\_v5.tc)

Figure 4-2 Top Side of TDA 5100-Testboard with 50  $\Omega$ -Output



Unten (3.00 09/14/99 tda5100\_v5.tc)

Figure 4-3 Bottom Side of TDA 5100-Testboard with 50  $\Omega$ -Output



### 4.3 Bill of material (50 Ohm-Output Testboard)


**Table 4-1 Bill of material**

Part	Value	434 MHz	869 MHz	ASK	FSK	Specification
R1	4.7 k $\Omega$					0805, $\pm$ 5%
R2					12 k $\Omega$	0805, $\pm$ 5%
R3A				15 k $\Omega$		0805, $\pm$ 5%
R3F					15 k $\Omega$	0805, $\pm$ 5%
R4	open					0805, $\pm$ 5%
C1	47 nF					0805, X7R, $\pm$ 10%
C2		39 pF	47 pF			0805, COG, $\pm$ 5%
C3		3.9 pF	1.8 pF			0805, COG, $\pm$ 0.1 pF
C4		330 pF	100 pF			0805, COG, $\pm$ 5%
C5	1 nF					0805, X7R, $\pm$ 10%
C6	8.2 pF					0805, COG, $\pm$ 0.1 pF
C7				0 $\Omega$ Jumper	434MHz: 22 pF 868MHz: 47pF	0805, COG, $\pm$ 5% 0805, 0 $\Omega$ Jumper
C8		15 pF	8.2 pF			0805, COG, $\pm$ 5%
L1		100 nH	33 nH			TOKO LL2012-J
L2		39 nH	15 nH			39 nH: TOKO LL2012-J 15 nH: TOKO LL1608-J
Q3	13.56875 MHz, CL=20pF					Tokyo Denpa TSS-3B 13568.75 kHz Spec.No. 20-18906
IC1		TDA5100				
T1	Taster					replaced by a short
X1	SMA-S					SMA standing
X2	SMA-S					SMA standing

## 4.4 Hints

### 1. Application Hints on the crystal oscillator

As mentioned before, the crystal oscillator achieves a turn on time less than 1 msec. To achieve this, a NIC oscillator type is implemented in the TDA 5100. The input impedance of this oscillator is a negative resistance in series to an inductance. Therefore the load capacitance of the crystal CL (specified by the crystal supplier) is transformed to the capacitance Cv.



$$C_v = \frac{1}{\frac{1}{CL} + \omega^2 L} \quad \text{Formula 1)}$$

CL: crystal load capacitance for nominal frequency

$\omega$ : angular frequency

L: inductivity of the crystal oscillator


#### Example for the ASK-Mode:

Referring to the application circuit, in ASK-Mode the capacitance C7 is replaced by a short to ground. Assume a crystal frequency of 13.56 MHz and a crystal load capacitance of CL = 20 pF. The inductance L is specified within the electrical characteristics at 13.5 MHz to a value of 11 uH. Therefore C6 is calculated to 7.7 pF.

$$C_v = \frac{1}{\frac{1}{CL} + \omega^2 L} = C_6$$

**Example for the FSK-Mode:**

FSK modulation is achieved by switching the load capacitance of the crystal as shown below.



The frequency deviation of the crystal oscillator is multiplied with the divider factor N of the Phase Locked Loop to the output of the power amplifier. In case of small frequency deviations (up to +/- 1000 ppm), the two desired load capacitances can be calculated with the formula below.

$$CL_{\pm} = \frac{CL \mp C_0 \frac{\Delta f}{N * f_1} \left(1 + \frac{2(C_0 + CL)}{C_1}\right)}{1 \pm \frac{\Delta f}{N * f_1} \left(1 + \frac{2(C_0 + CL)}{C_1}\right)}$$

- C<sub>L</sub>: crystal load capacitance for nominal frequency
- C<sub>0</sub>: shunt capacitance of the crystal
- f: frequency
- ω: ω = 2πf: angular frequency
- N: division ratio of the PLL
- df: peak frequency deviation

Because of the inductive part of the TDA 5100, these values must be corrected by Formula 1). The value of Cv± can be calculated.

$$C_{v\pm} = \frac{1}{\frac{1}{CL_{\pm}} + \omega^2 L}$$

If the FSK switch is closed,  $C_{v\_}$  is equal to  $C_{v1}$  (C6 in the application diagram). If the FSK switch is open,  $C_{v2}$  (C7 in the application diagram) can be calculated.

$$C_{v2} = C7 = \frac{C_{sw} * C_{v1} - (C_{v+}) * (C_{v1} + C_{sw})}{(C_{v+}) - C_{v1}}$$

$C_{sw}$ : parallel capacitance of the FSK switch (3 pF)

Remark: These calculations are only approximations. The necessary values depend on the layout also and must be adapted for the specific application board.

## 2. Design hints on the buffered clock output (CLKOUT)

The CLKOUT pin is an open collector output. An external pull up resistor ( $R_L$ ) should be connected between this pin and the positive supply voltage. The value of  $R_L$  is depending on the clock frequency and the load capacitance  $CLD$  (PCB board plus input capacitance of the microcontroller).  $R_L$  can be calculated to:

$$R_L = \frac{1}{f_{CLKOUT} * 8 * CLD}$$

Table 4-2			
fCLKOUT= 847 kHz		fCLKOUT= 3.39 MHz	
CL[pF]	RL[kOhm]	CL[pF]	RL[kOhm]
5	27	5	6.8
10	12	10	3.3
20	6.8	20	1.8

Remark: To achieve a low current consumption and a low spurious radiation, the largest possible  $R_L$  should be chosen.



## 4.6 Application Board Layout




Figure 4-5 Top Side of TDA 5100-Application Board





Figure 4-6 Bottom Side of TDA 5100-Application Board

## 4.7 Bill of material (Application Board)

**Table 4-3 Bill of material**

Part	Value	434 MHz	869 MHz	ASK	FSK	Specification
R1	4.7 k $\Omega$					0805, $\pm$ 5%
R2					12 k $\Omega$	0805, $\pm$ 5%
R3A				15 k $\Omega$		0805, $\pm$ 5%
R3F					15 k $\Omega$	0805, $\pm$ 5%
R4	15 k $\Omega$					0805, $\pm$ 5%
C1	47 nF					0805, X7R, $\pm$ 10%
C2		8.2 pF	1.5 pF			0805, COG, $\pm$ 5%
C3		4.7 pF	1.0 pF			0805, COG, $\pm$ 0.1 pF
C4	100 pF					0805, COG, $\pm$ 5%
C5	4.7 nF					0805, X7R, $\pm$ 10%
C6	8.2 pF					0805, COG, $\pm$ 0.1 pF
C7				0 $\Omega$	434MHz: 22 pF 868MHz: 47pF	0805, COG, $\pm$ 5% 0805, 0 $\Omega$ Jumper
L1		100 nH	27 nH			TOKO LL2012-J
L2		0 $\Omega$	22 nH			0 $\Omega$ resistor bridge 22 nH: TOKO LL1608-J
Q3	13.56875 MHz CL=20pF					Tokyo Denpa TSS-3B 13568.75 kHz Spec.No. 20-18906
IC1	TDA5100					
IC2	HCS360					Microchip
B1	Batteriehalter					HU2031-1, RENATA
T1	Taster					STTSKHMPW, ALPS

## 4.8 Application Board Photo



V6\_photo.wmf

Figure 4-7 Photo of Application Board TDA 5100

The total radiated spectrum measured can be summarized as:

Table 4-4			
Frequency	ERP at 434 MHz	ERP at 869 MHz	regulations, limit ETS 300 220 434/869 MHz
Carrier $f_C$	- 9 dBm	-4 dBm	+10 dBm
$f_C + 13.5$ MHz	-75 dBm	-51dBm	-36 dBm
$f_C - 13.5$ MHz	-73 dBm	-59 dBm	-36/-54 dBm
$f_C \pm 847$ kHz	-62 dBm	- 67 dBm	-36 dBm
2 <sup>nd</sup> harmonic	-51dBm	-56 dBm	-36/-30 dBm
3 <sup>rd</sup> harmonic	-42 dBm	-72 dBm	-30 dBm



# 5 Reference

## Contents of this Chapter

5.1	Absolute Maximum Ratings . . . . .	5-2
5.2	Operating Range . . . . .	5-2
5.3	AC/DC Characteristics . . . . .	5-3

## 5.1 Absolute Maximum Ratings

*The AC / DC characteristic limits are not guaranteed. The maximum ratings must not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.*

Table 5-1					
Parameter	Symbol	Limit Values		Unit	Remarks
		Min	Max		
Junction Temperature	$T_J$	-40	150	°C	
Storage Temperature	$T_s$	-40	125	°C	
Thermal Resistance	$R_{thJA}$		230	K/W	
ESD integrity, all pins	$V_{ESD}$	-1	+1	kV	100 pF, 1500 $\Omega$

Ambient Temperature under bias:  $T_A = -25$  to  $+85^\circ\text{C}$

## 5.2 Operating Range

Within the operational range the IC operates as described in the circuit description.

Table 5-2					
Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min	Max		
Supply voltage	$V_S$	2.1	4.0	V	
Ambient temperature	$T_A$	-25	85	°C	

## 5.3 AC/DC Characteristics

### 5.3.1 AC/DC Characteristics at 3V, 25°C

**Table 5-3 Supply Voltage  $V_S = 3\text{ V}$ , Ambient temperature  $T_{amb} = 25^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Current consumption</b>						
Stand-by mode	$I_{S\ PDWN}$			100	nA	$V$ (Pins 1, 6 and 7) < 0.2 V
PLL enable mode	$I_{S\ PLL\_EN}$		3.3	4.2	mA	
Transmit mode 434 MHz	$I_{S\ TRANSM}$		7	8.5	mA	Load tank see Figure 4-1 and 4-2
Transmit mode 868 MHz			7	8.7	mA	
<b>Power Down Mode Control (Pin 1)</b>						
Stand-by mode	$V_{PDWN}$	0		0.7	V	$V_{ASKDTA} < 0.2\text{ V}$ $V_{FSKDTA} < 0.2\text{ V}$
PLL enable mode	$V_{PDWN}$	1.5		$V_S$	V	$V_{ASKDTA} < 0.5\text{ V}$
Transmit mode	$V_{PDWN}$	1.5		$V_S$	V	$V_{ASKDTA} > 1.5\text{ V}$
Input bias current PDWN	$I_{PDWN}$			30	$\mu\text{A}$	$V_{PDWN} = V_S$
<b>Low Power Detect Output (Pin 2)</b>						
Internal pull up current	$I_{LPD1}$	30			$\mu\text{A}$	$V_S = 2.3\text{ V} \dots V_S$
Input current low voltage	$I_{LPD2}$	1.2			mA	$V_S = 1.9\text{ V} \dots 2.1\text{ V}$
<b>Loop Filter (Pin 4)</b>						
VCO tuning voltage	$V_{LF}$	$V_S - 1.5$		$V_S - 0.7$	V	$f_{VCO} = 869\text{ MHz}$
Output frequency range 868 MHz-band	$f_{OUT, 868}$	854	869	884	MHz	$V_S - V_{LF} = 0.5\text{V} \dots 1.8\text{V}$ $V_{FSEL} = V_S$
Output frequency range 433 MHz-band	$f_{OUT, 433}$	427	434.5	442	MHz	$V_S - V_{LF} = 0.5\text{V} \dots 1.8\text{V}$ $V_{FSEL} = 0\text{ V}$
<b>ASK Modulation Data Input (Pin 6)</b>						
ASK Transmit disabled	$V_{ASKDTA}$	0		0.5	V	
ASK Transmit enabled	$V_{ASKDTA}$	1.5		$V_S$	V	
Input bias current ASKDTA	$I_{ASKDTA}$			30	$\mu\text{A}$	$V_{ASKDTA} = V_S$
Input bias current ASKDTA	$I_{ASKDTA}$	-20			$\mu\text{A}$	$V_{ASKDTA} = 0\text{ V}$
ASK data rate	$f_{ASKDTA}$			20	kHz	

**Table 5-3 Supply Voltage  $V_S = 3\text{ V}$ , Ambient temperature  $T_{\text{amb}} = 25^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>FSK Modulation Data Input (Pin 7)</b>						
FSK Switch on	$V_{\text{FSKDTA}}$	0		0.5	V	
FSK Switch off	$V_{\text{FSKDTA}}$	1.5		$V_S$	V	
Input bias current FSKDTA	$I_{\text{FSKDTA}}$			30	$\mu\text{A}$	$V_{\text{FSKDTA}} = V_S$
Input bias current FSKDTA	$I_{\text{FSKDTA}}$	-20			$\mu\text{A}$	$V_{\text{FSKDTA}} = 0\text{ V}$
FSK data rate	$f_{\text{FSKDTA}}$			20	kHz	
<b>Clock Driver Output (Pin 8)</b>						
Output current (Low)	$I_{\text{CLKOUT}}$	1.25			mA	$V_{\text{CLKOUT}} = V_S$
Output current (High)	$I_{\text{CLKOUT}}$			5	$\mu\text{A}$	$V_{\text{CLKOUT}} = V_S$
Saturation Voltage (Low)	$V_{\text{SATL}}$			0.56	V	$I_{\text{CLKOUT}} = 1\text{ mA}$
<b>Clock Divider Control (Pin 9)</b>						
Setting Clock Driver output frequency $f_{\text{CLKOUT}}=3.39\text{ MHz}$	$V_{\text{CLKDIV}}$	0		0.2	V	
Setting Clock Driver output frequency $f_{\text{CLKOUT}}=847.5\text{ kHz}$	$V_{\text{CLKDIV}}$				V	pin open
Input bias current CLKDIV	$I_{\text{CLKDIV}}$			30	$\mu\text{A}$	$V_{\text{CLKDIV}} = V_S$
Input bias current CLKDIV	$I_{\text{CLKDIV}}$	-20			$\mu\text{A}$	$V_{\text{CLKDIV}} = 0\text{ V}$
<b>Crystal Oscillator Input (Pin 10)</b>						
Load capacitance	$C_{\text{COSCmax}}$			5	pF	
Serial Resistance of the crystal				100	$\Omega$	$f = 6.78\text{ MHz}$
Input inductance of the COSC pin			12		$\mu\text{H}$	$f = 6.78\text{ MHz}$
Serial Resistance of the crystal				100	$\Omega$	$f = 13.56\text{ MHz}$
Input inductance of the COSC pin			11		$\mu\text{H}$	$f = 13.56\text{ MHz}$
<b>FSK Switch Output (Pin 11)</b>						
On resistance	$R_{\text{FSKOUT}}$			220	$\Omega$	$V_{\text{FSKDTA}} = 0\text{ V}$
On capacitance	$C_{\text{FSKOUT}}$			6	pF	$V_{\text{FSKDTA}} = 0\text{ V}$
Off resistance	$R_{\text{FSKOUT}}$	10			k $\Omega$	$V_{\text{FSKDTA}} = V_S$
Off capacitance	$C_{\text{FSKOUT}}$			1.5	pF	$V_{\text{FSKDTA}} = V_S$

**Table 5-3 Supply Voltage  $V_S = 3\text{ V}$ , Ambient temperature  $T_{\text{amb}} = 25^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Power Amplifier Output (Pin 14)</b>						
Output Power <sup>1)</sup> transformed to 50 Ohm	$P_{\text{OUT}433}$	4	5	6	dBm	$f_{\text{OUT}} = 433\text{ MHz}$ $V_{\text{FSEL}} = 0\text{ V}$
	$P_{\text{OUT}868}$	0	2	4	dBm	$f_{\text{OUT}} = 868\text{ MHz}$ $V_{\text{FSEL}} = V_S$
<b>Frequency Range Selection (Pin 15)</b>						
Transmit frequency 433 MHz	$V_{\text{FSEL}}$	0		0.5	V	
Transmit frequency 868 MHz	$V_{\text{FSEL}}$				V	pin open
Input bias current FSEL	$I_{\text{FSEL}}$			30	$\mu\text{A}$	$V_{\text{FSEL}} = V_S$
Input bias current FSEL	$I_{\text{FSEL}}$	-20			$\mu\text{A}$	$V_{\text{FSEL}} = 0\text{ V}$
<b>Crystal Frequency Selection (Pin 16)</b>						
Crystal frequency 6.78 MHz	$V_{\text{CSEL}}$	0		0.2	V	
Crystal frequency 13.56 MHz	$V_{\text{CSEL}}$				V	pin open
Input bias current CSEL	$I_{\text{CSEL}}$			50	$\mu\text{A}$	$V_{\text{CSEL}} = V_S$
Input bias current CSEL	$I_{\text{CSEL}}$	-25			$\mu\text{A}$	$V_{\text{CSEL}} = 0\text{ V}$

- 1) Power amplifier in overcritical C-operation  
Matching circuitry as used in the 50 Ohm-Output Testboard at the specified frequency.

### 5.3.2 AC/DC Characteristics at 2.1 V ... 4.0 V, -25°C ... +85°C

**Table 5-4 Supply Voltage  $V_S = 2.1\text{ V} \dots 4.0\text{ V}$ , Ambient temperature  $T_{\text{amb}} = -25^\circ\text{C} \dots +85^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Current consumption</b>						
Stand-by mode	$I_{S\text{ PDWN}}$			250	nA	$V$ (Pins 1, 6 and 7) < 0.2 V
PLL enable mode	$I_{S\text{ PLL\_EN}}$		3.3	4.5	mA	
Transmit mode $V_S = 2.1\text{ V}$	$I_{S\text{ TRANSM}}$		7	8.2	mA	Load tank see Figure 4-1 and 4-2
Transmit mode $V_S = 3.0\text{ V}$				8.7	mA	
Transmit mode $V_S = 4.0\text{ V}$				9.2	mA	
<b>Power Down Mode Control (Pin 1)</b>						
Stand-by mode	$V_{\text{PDWN}}$	0		0.5	V	$V_{\text{ASKDTA}} < 0.2\text{ V}$ $V_{\text{FSKDTA}} < 0.2\text{ V}$
PLL enable mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{ASKDTA}} < 0.5\text{ V}$
Transmit mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{ASKDTA}} > 1.5\text{ V}$
Input bias current PDWN	$I_{\text{PDWN}}$			30	$\mu\text{A}$	$V_{\text{PDWN}} = V_S$
<b>Low Power Detect Output (Pin 2)</b>						
Internal pull up current	$I_{\text{LPD1}}$	30			$\mu\text{A}$	$V_S = 2.3\text{ V} \dots V_S$
Input current low voltage	$I_{\text{LPD2}}$	0.9			mA	$V_S = 1.9\text{ V} \dots 2.1\text{ V}$
<b>Loop Filter (Pin 4)</b>						
VCO tuning voltage	$V_{\text{LF}}$	$V_S - 1.8$		$V_S - 0.5$	V	$f_{\text{VCO}} = 869\text{ MHz}$
Output frequency range 868 MHz-band	$f_{\text{OUT, 868}}$	865	869	874	MHz	$V_S - V_{\text{LF}} = 0.43\text{V} \dots 1.9\text{V}$ $V_{\text{FSEL}} = V_S$
Output frequency range 433 MHz-band	$f_{\text{OUT, 433}}$	432.5	434.5	437	MHz	$V_S - V_{\text{LF}} = 0.43\text{V} \dots 1.9\text{V}$ $V_{\text{FSEL}} = 0\text{ V}$
<b>ASK Modulation Data Input (Pin 6)</b>						
ASK Transmit disabled	$V_{\text{ASKDTA}}$	0		0.5	V	
ASK Transmit enabled	$V_{\text{ASKDTA}}$	1.5		$V_S$	V	
Input bias current ASKDTA	$I_{\text{ASKDTA}}$			30	$\mu\text{A}$	$V_{\text{ASKDTA}} = V_S$
Input bias current ASKDTA	$I_{\text{ASKDTA}}$	-20			$\mu\text{A}$	$V_{\text{ASKDTA}} = 0\text{ V}$
ASK data rate	$f_{\text{ASKDTA}}$			20	kHz	

**Table 5-4 Supply Voltage  $V_S = 2.1\text{ V} \dots 4.0\text{ V}$ , Ambient temperature  $T_{\text{amb}} = -25^\circ\text{C} \dots +85^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>FSK Modulation Data Input (Pin 7)</b>						
FSK Switch on	$V_{\text{FSKDTA}}$	0		0.5	V	
FSK Switch off	$V_{\text{FSKDTA}}$	1.5		$V_S$	V	
Input bias current FSKDTA	$I_{\text{FSKDTA}}$			30	$\mu\text{A}$	$V_{\text{FSKDTA}} = V_S$
Input bias current FSKDTA	$I_{\text{FSKDTA}}$	-20			$\mu\text{A}$	$V_{\text{FSKDTA}} = 0\text{ V}$
FSK data rate	$f_{\text{FSKDTA}}$			20	kHz	
<b>Clock Driver Output (Pin 8)</b>						
Output current (Low)	$I_{\text{CLKOUT}}$	1			mA	$V_{\text{CLKOUT}} = V_S$
Output current (High)	$I_{\text{CLKOUT}}$			5	$\mu\text{A}$	$V_{\text{CLKOUT}} = V_S$
Saturation Voltage (Low) <sup>1)</sup>	$V_{\text{SATL}}$			0.5	V	$I_{\text{CLKOUT}} = 0.8\text{ mA}$
<b>Clock Divider Control (Pin 9)</b>						
Setting Clock Driver output frequency $f_{\text{CLKOUT}}=3.39\text{ MHz}$	$V_{\text{CLKDIV}}$	0		0.2	V	
Setting Clock Driver output frequency $f_{\text{CLKOUT}}=847.5\text{ kHz}$	$V_{\text{CLKDIV}}$				V	pin open
Input bias current CLKDIV	$I_{\text{CLKDIV}}$			30	$\mu\text{A}$	$V_{\text{CLKDIV}} = V_S$
Input bias current CLKDIV	$I_{\text{CLKDIV}}$	-20			$\mu\text{A}$	$V_{\text{CLKDIV}} = 0\text{ V}$
<b>Crystal Oscillator Input (Pin 10)</b>						
Load capacitance	$C_{\text{COSCmax}}$			5	pF	
Serial Resistance of the crystal				100	$\Omega$	$f = 6.78\text{ MHz}$
Input inductance of the COSC pin			12		$\mu\text{H}$	$f = 6.78\text{ MHz}$
Serial Resistance of the crystal				100	$\Omega$	$f = 13.56\text{ MHz}$
Input inductance of the COSC pin			11		$\mu\text{H}$	$f = 13.56\text{ MHz}$
<b>FSK Switch Output (Pin 11)</b>						
On resistance	$R_{\text{FSKOUT}}$			220	$\Omega$	$V_{\text{FSKDTA}} = 0\text{ V}$
On capacitance	$C_{\text{FSKOUT}}$			6	pF	$V_{\text{FSKDTA}} = 0\text{ V}$
Off resistance	$R_{\text{FSKOUT}}$	10			k $\Omega$	$V_{\text{FSKDTA}} = V_S$
Off capacitance	$C_{\text{FSKOUT}}$			1.5	pF	$V_{\text{FSKDTA}} = V_S$

**Table 5-4 Supply Voltage  $V_S = 2.1\text{ V} \dots 4.0\text{ V}$ , Ambient temperature  $T_{\text{amb}} = -25^\circ\text{C} \dots +85^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Power Amplifier Output (Pin 14)</b>						
Output Power <sup>2)</sup> at 434 MHz transformed to 50 Ohm.  $V_{\text{FSEL}} = 0\text{ V}$	$P_{\text{OUT}, 434}$	0.7	2.2	3.2	dBm	$V_S = 2.1\text{ V}$
	$P_{\text{OUT}, 434}$	3	5	6.4	dBm	$V_S = 3.0\text{ V}$
	$P_{\text{OUT}, 434}$	3.3	6.8	9.4	dBm	$V_S = 4.0\text{ V}$
Output Power <sup>3)</sup> at 868 MHz transformed to 50 Ohm.  $V_{\text{FSEL}} = V_S$	$P_{\text{OUT}, 868}$	-2.3	0.2	1.8	dBm	$V_S = 2.1\text{ V}$
	$P_{\text{OUT}, 868}$	-2.0	2	4.9	dBm	$V_S = 3.0\text{ V}$
	$P_{\text{OUT}, 868}$	-1.7	3.2	7.2	dBm	$V_S = 4.0\text{ V}$
<b>Frequency Range Selection (Pin 15)</b>						
Transmit frequency 434 MHz	$V_{\text{FSEL}}$	0		0.5	V	
Transmit frequency 868 MHz	$V_{\text{FSEL}}$				V	pin open
Input bias current FSEL	$I_{\text{FSEL}}$			30	$\mu\text{A}$	$V_{\text{FSEL}} = V_S$
Input bias current FSEL	$I_{\text{FSEL}}$	-20			$\mu\text{A}$	$V_{\text{FSEL}} = 0\text{ V}$
<b>Crystal Frequency Selection (Pin 16)</b>						
Crystal frequency 6.78 MHz	$V_{\text{CSEL}}$	0		0.2	V	
Crystal frequency 13.56 MHz	$V_{\text{CSEL}}$				V	pin open
Input bias current CSEL	$I_{\text{CSEL}}$			50	$\mu\text{A}$	$V_{\text{CSEL}} = V_S$
Input bias current CSEL	$I_{\text{CSEL}}$	-25			$\mu\text{A}$	$V_{\text{CSEL}} = 0\text{ V}$

- 1) Derating linearly to a saturation voltage of max. 140 mV at  $I_{\text{CLKOUT}} = 0\text{ mA}$
- 2) Matching circuitry as used in the 50 Ohm-Output Testboard for 434 MHz operation.  
 Range @ 2.1 V, +25°C: 2.2 dBm +/- 0.7 dBm  
 Temperature dependency at 2.1 V: +0.3 dBm@-25°C and -0.8 dBm@+85°C, reference +25°C.  
 Range @ 3.0 V, +25°C: 5.0 dBm +/- 1.0 dBm  
 Temperature dependency at 3.0 V: +0.4 dBm@-25°C and -1.0 dBm@+85°C, reference +25°C.  
 Range @ 4.0 V, +25°C: 6.8 dBm +/- 2.0 dBm  
 Temperature dependency at 4.0 V: +0.6 dBm@-25°C and -1.5 dBm@+85°C, reference +25°C.
- 3) Matching circuitry as used in the 50 Ohm-Output Testboard for 868 MHz operation.  
 Range @ 2.1 V, +25°C: 0.2 dBm +/- 1.0 dBm  
 Temperature dependency at 2.1 V: +0.6 dBm@-25°C and -1.5 dBm@+85°C, reference +25°C.  
 Range @ 3.0 V, +25°C: 2.0 dBm +/- 2.0 dBm  
 Temperature dependency at 3.0 V: +0.9 dBm@-25°C and -2.0 dBm@+85°C, reference +25°C.  
 Range @ 4.0 V, +25°C: 3.2 dBm +/- 2.7 dBm  
 Temperature dependency at 4.0 V: +1.3 dBm@-25°C and -2.2 dBm@+85°C, reference +25°C.

A smaller load impedance reduces the supply-voltage dependency.  
 A higher load impedance reduces the temperature dependency.