阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



AUDIO MATRIX WITH SRS EFFECTS




The Device incorporates the SRS (Sound Retrieval System) under

- 1 STEREO INPUT
- INPUT ATTENUATION CONTROL IN 0.5dB
- STEP
 - MUTE FUNCTION
- MONO MODE (SRS 3D MONO)
- STEREO MODE (SRS 3D STEREO)
- SPACE AND CENTER ATTENUATORS ARE **AVAILABLE**
- ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS (I²C BUS)

DESCRIPTION

The TDA7467 is a SRS (Sound Retrieval System) audio matrix. It reproduces SRS sound processing stereo and mono sources both.

The SRS sound is guaranteed by external compo-




nents and it is not affected by internal process spreads.

The AC signal setting it obtained by resistor networks and switche: combined with operational amplifiers according to the SRS labs specification.


Control of all the functions is accomplished by serial by s. Trianks to the used BIPOLAR/CMOS/ DMOS technology, Low Distortion, Low Noise and DC stepping are obtained.

PIN CONNECTION (Top view)



November 2003 1/11

BLOCK DIAGRAM



THERMAL DATA

Ī	Symbol	Parameter	Value	Unit
Ī	R _{th j-pins}	Thermal Resistance Junction-pins Max.	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	11	V
T _{amb}	Operating Ambient Temperature	-10 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	7	9	10.2	V
V _{CL}	Max. input signal handling	2		0,	Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz	0.01	0.1	%	
S/N	Signal to Noise Ratio V _{out} = 1Vrms (mode = OFF)	04	106		dB
S _C	Channel Separation f = 1KHz		90		dB
	Input Control (0.5dB)	-31.5		0	dB
	SRS Center Control (1dB step)	-31		0	dB
	SRS Space Control (1dB step)	-31		0	dB
	Mute Attenuation		100		dB

ELECTRICAL CHARACTERISTCS

Refer to the test circuit $T_{amb} = 25$ °C, $V_S = 9V$, $R_L = 10K\Omega$, $V_{in} = 1Vrms$; $R_G = 600\Omega$, all controls flat (G = 0dB), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY	240					
Vs	Supply Voltage		7	9	10.2	V
IS	Supply Current			25		mA
SVR	Ripple Rejection	L _{CH} / R _{CH out} , Mode = OFF	60	80		dB
INPUT ST	AGE					
R _{IN}	Input Resistance		37.5	50	62.5	ΚΩ
V _{CL}	Clipping Level	THD = 0.3%	2	2.5		Vrms
A _{VMIN}	Min. Attenuation		-1	0	1	dB
A _{VMAX}	Max. Attenuation		31	31.5	32	dB
ASTEP	Step Resolution		-1	0.5	1	dB
V_{DC}	DC Steps	Adjacent att. step	-3	0	3	mV
SRS EFFE	ECT CONTROL					
C _{range1}	Center/Space Control Range		-31		0	dB
S _{step1}	Center/Space Step Resolution			1		dB

ELECTRICAL CHARACTERISTCS (continued)

Refer to the test circuit T_{amb} = 25°C, V_S = 9V, R_L = 10K Ω , V_{in} = 1Vrms; R_G = 600 Ω , all controls flat (G = 0dB), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
AUDIO O	UTPUTS					
No(Off)	Output Noise (OFF)	Output muted, Flat BW (20Hz to 20KHz)		4 5		μVrms μVrms
No(srs)	Output noise (srs) Surround Sound	BW (20Hz to 20KHz)		50		μVrms
d	Distortion	$A_V = 0$; $V_{in} = 1Vrms$		0.01	0.1	%
S _C	Channel Separation			90		dB
V _{ocl}	Clipping Level	d = 0.3%	2	2.5		Vrms
Rout	Output Resistance			30		Ω
V _{out}	DC Voltage Level			3.8		V
BUS INPU	JTS					
V_{il}	Input Low Voltage				1	V
V_{ih}	Input High Voltage		3			٧
lin	Input Current		-5		5	μΑ
Vo	Output Voltage SDA Acknowledge	I _O =1.6mA	70		0.4	V
SRS SUR	ROUND SOUND MATRIX	40				
CENTE R	SRS Control Range	delle	-31		0	dB
Step _C	Center Step Resolution	60		1		dB
SPACE	SRS Space Control Range	000		-31	0	dB
Steps	Space Step Resolution	0.		1		dB
P _{ERSP1}	Perspective 1	Input Signal of 125Hz SPACE = 0dB, CENTER = MUTE R_{in} = GND; $L_{in} \rightarrow R_{OUT}$		12		dB
P _{ERSP2}	Perspective 2	Input Signal of 2.15KHz SPACE = 0dB, CENTER = MUTE R_{in} = GND; $L_{in} \rightarrow R_{OUT}$		0		dB
L+R	L+ R SRS Curve	$\begin{aligned} & \text{SPACE = 0dB, CENTER = MUTE} \\ & R_{\text{in}} = & \text{GND; } L_{\text{in}} \rightarrow & R_{\text{OUT}} \end{aligned}$		-8.5		dB
L, R	L, R SRS Curve	$\begin{split} & SPACE = OdB, CENTER = MUTE \\ & R_{in} = GND; L_{in} \to L_{OUT} \\ & L_{in} = GND; R_{in} \to R_{OUT} \end{split}$		-13.4		dB

I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7467 and vice versa takes place through the 2 wires I^2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 1, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.2 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (μP) puts a restive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 3). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse.

The audio processor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audio processor, the μP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking.

Figure 1. Data Validity on the I²CBUS




Figure 2. Timing Diagram of I²CBUS





Figure 3. Acknowledge on the I²CBUS



SOFTWARE SPECIFICATION

Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte
- A subaddress bytes
- A sequence of data (N byte + acknowledge)
- A stop condition (P)

		(CHII		DR	ESS	3					SUI	BADDRE	SS				D	ATA	1 to DA	ATA	n			
	MSE	3						LSB		MSE	3				LSB		MSE	3					LSB		
S	1	0	0	0	0	0	Α	0	ACK	В			DATA			ACK				DATA				ACK	Р

D96AU420mod

ACK = Acknowledge

S = Start; P = Stop


A = Address

B = Auto Increment

EXAMPLES

No Incremental Bus

Productie The TDA7467 receives a start condition, the correct chip address, a subaddress with the MSB = 0 (no incremental bus), N-data (all these data concern the subaddress selected), a stop condition.




D96AU421mod

Incremental Bus

The TDA7467 receive a start conditions, the correct chip address, a subaddress with the MSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas SUBADDRESS from "1XXXX1XX" to "1XXX111" of DATA are ignored.

The DATA 1 concern the subaddress sent, and the DATA 2 concerns the subaddress sent plus one sent in the loop etc, and at the end it receivers the stop condition.



D96AU422mod

DATA BYTES (Address = 80(HEX) if ADDR pin is floating, 82(HEX) if ADDR pin is connected to VS): **FUNCTION SELECTION:**

The first byte (subaddress)

	,							<u> </u>
MSB							LSB	SUBADDRESS
D7	D6	D5	D4	D3	D2	D1	D0	
В	Х	Х	Х	Х	Х	0	0	MODE
В	Х	Х	Х	Х	Х	0	1	SRS/SPACE ATTENUATION
В	Х	Х	Х	Х	Х	1	0	SRS/CENTER ATTENUATION
В	Х	Х	Χ	Х	Χ	1	1	INPUT ATTENUATION

B = 1: INCREMENTAL BUS; ACTIVE B = 0: NO INCREMENTAL BUS

X = INDIFFERENT 0, 1

INPUT ATTENUATION SELECTION

MSB							LSB	INPUT ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	0.5 dB STEPS
					0	0	0	0
					0	0	1	-0.5
					0	1	0	-1
					0	1	1	-1.5
					1	0	0	-2
					1	0	1	-2.5
					1	1	0	-3
					1	15	1	-3.5
						10		4 dB STEPS
	0	0	0	0				0
	0	0	0	1				-4
	0	0	1	0	1			-8
	0	0	1	1				-12
	0	1	0	0				-16
	0	1	0	1				-20
	0	1	1	0				-24
	0	1	1	1				-28
	111)						MUTE

INPUT ATTENUATION = 0 ~ -31.5dB

SRS MODE

D7	D6	D5	D4	D3	D2	D1	D0	MODE
						Х	0	SRS OFF (FIX)
						Х	1	SRS ON
						0	1	MONO SRS (MONO 3D)
						1	1	STEREO SRS (STEREO 3D)

RECOMMENDED TO ATTENUATE -3dB ON "SRS OFF" ie. MONO SRS (MONO 3D): XXXXXX01

SPACE & CENTER ATTENUATION SELECTION


MSB							LSB	SPACE & CENTER ATT.
D7	D6	D5	D4	D3	D2	D1	D0	1 dB STEPS
					0	0	0	0
					0	0	1	-1
					0	1	0	-2
					0	1	1	-3
					1	0	0	-4
					1	0	1	-5
					1	1	0	-6
					1	1	1	-7
								8 dB STEPS
		0	0	0				0
		0	0	1				-8
		0	1	0				-16
		0	1	1				-24
		1	Х	Х	Х	Х	Х	MUTE
PACE &	FERENT CENTER	ATTENUA	TION = 0d	dB ~ -31	1dB			Produc
		INPUT			М	UTE	7	
		MODE				F (FIX)	7/4	
		ΔΤΤΕΝΙΙΔ	LIUN			= (MIN)	U ,	


POWER ON RESET

INPUT	MUTE
MODE	OFF (FIX)
SPACE ATTENUATION	MUTE (MIN)
CENTER ATTENUATION	MUTR (MIN)
Obsolete Productl	5)

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			37.34			1.470
Е	15.2		16.68	0.598		0.657
е		2.54			0.100	
e3		33.02			1.300	
F			14.1			0.555
I		4.445			0.175	
L		3.3			0.130	


OUTLINE AND MECHANICAL DATA






DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			2.65			0.104
a1	0.1		0.3	0.004		0.012
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
c1	45° (typ.)					
D	17.7		18.1	0.697		0.713
Е	10		10.65	0.394		0.419
е		1.27			0.050	
е3		16.51			0.65	
F	7.4		7.6	0.291		0.299
L	0.4		1.27	0.016		0.050
S	8 ° (max.)					

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of Striding parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written groved of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com