

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

### Description

The 9DBV0431 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power (VLP) PCIe family. It can also be used for 50M or 125M Ethernet Applications via software frequency selection. The device has 4 output enables for clock management, and 3 selectable SMBus addresses.

### Recommended Application

1.8V PCIe Gen1-2-3 Zero-Delay/Fan-out Buffer (ZDB/FOB)

### Output Features

- 4 - 1-200Hz Low-Power (LP) HCSL DIF pairs  
w/Zo=100ohms


### Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF *additive* phase jitter is <100fs rms for PCIe Gen3
- DIF *additive* phase jitter <300fs rms for 12k-20MHz


### Features/Benefits

- LP-HCSL outputs save 8 resistors; minimal board space and BOM cost
- 53mW typical power consumption in PLL mode; minimal power consumption
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Software selectable 50MHz or 125MHz PLL operation; useful for Ethernet applications
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 32-pin 5x5mm VFQFPN; minimal board space
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment

### Block Diagram



# Pin Configuration



### 32-pin VFQFPN, 5x5 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor  
 $\wedge$ v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)  
v prefix indicates internal 120KOhm pull down resistor

### SMBus Address Selection Table

|   | SADR | Address | + Read/Write bit |
|---|------|---------|------------------|
| State of SADR on first application of CKPWRGD_PD# | 0    | 1101011 | x                |
|   | M    | 1101100 | x                |
|   | 1    | 1101101 | x                |

### Power Management Table

| CKPWRGD_PD# | CLK_IN  | SMBus OEx bit | OEx# Pin | DIFx     |           | PLL             |
|-------------|---------|---------------|----------|----------|-----------|-----------------|
|             |         |               |          | True O/P | Comp. O/P |                 |
| 0           | X       | X             | X        | Low      | Low       | Off             |
| 1           | Running | 0             | X        | Low      | Low       | On <sup>1</sup> |
| 1           | Running | 1             | 0        | Running  | Running   | On <sup>1</sup> |
| 1           | Running | 1             | 1        | Low      | Low       | On <sup>1</sup> |

1. If Bypass mode is selected, the PLL will be off, and outputs will be running.

### Power Connections

| Pin Number |             | Description           |
|------------|-------------|-----------------------|
| VDD        | GND         |                       |
| 4          | 7           | Input receiver analog |
| 9          | 8           | Digital Power         |
| 16, 25     | 15,20,26,30 | DIF outputs           |
| 21         | 20          | PLL Analog            |

### PLL Operating Mode

| HiBW_BypM_LoBW# | MODE      | Byte1 [7:6] Readback | Byte1 [4:3] Control |
|-----------------|-----------|----------------------|---------------------|
| 0               | PLL Lo BW | 00                   | 00                  |
| M               | Bypass    | 01                   | 01                  |
| 1               | PLL Hi BW | 11                   | 11                  |


### Frequency Select Table

| FSEL Byte3 [4:3] | CLK_IN (MHz) | DIFx (MHz) |
|------------------|--------------|------------|
| 00 (Default)     | 100.00       | CLK_IN     |
| 01               | 50.00        | CLK_IN     |
| 10               | 125.00       | CLK_IN     |
| 11               | Reserved     | Reserved   |

## Pin Descriptions

| Pin# | Pin Name        | Type       | Pin Description   |
|------|-----------------|------------|---|
| 1    | ^vHIBW_BYPM_LOB | LATCHED IN | Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details.  |
| 2    | FB_DNC          | DNC        | True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  |
| 3    | FB_DNC#         | DNC        | Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin.  |
| 4    | VDDR1.8         | PWR        | 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.  |
| 5    | CLK_IN          | IN         | True Input for differential reference clock.  |
| 6    | CLK_IN#         | IN         | Complementary Input for differential reference clock.   |
| 7    | GNDR            | GND        | Analog Ground pin for the differential input (receiver)   |
| 8    | GNDDIG          | GND        | Ground pin for digital circuitry  |
| 9    | VDDDIG1.8       | PWR        | 1.8V digital power (dirty power)  |
| 10   | SCLK_3.3        | IN         | Clock pin of SMBus circuitry, 3.3V tolerant.  |
| 11   | SDATA_3.3       | I/O        | Data pin for SMBus circuitry, 3.3V tolerant.  |
| 12   | vOE0#           | IN         | Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs  |
| 13   | DIF0            | OUT        | Differential true clock output  |
| 14   | DIF0#           | OUT        | Differential Complementary clock output   |
| 15   | GND             | GND        | Ground pin.   |
| 16   | VDDO1.8         | PWR        | Power supply for outputs, nominally 1.8V.   |
| 17   | vOE1#           | IN         | Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs  |
| 18   | DIF1            | OUT        | Differential true clock output  |
| 19   | DIF1#           | OUT        | Differential Complementary clock output   |
| 20   | GNDA            | GND        | Ground pin for the PLL core.  |
| 21   | VDDA1.8         | PWR        | 1.8V power for the PLL core.  |
| 22   | DIF2            | OUT        | Differential true clock output  |
| 23   | DIF2#           | OUT        | Differential Complementary clock output   |
| 24   | vOE2#           | IN         | Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs  |
| 25   | VDDO1.8         | PWR        | Power supply for outputs, nominally 1.8V.   |
| 26   | GND             | GND        | Ground pin.   |
| 27   | DIF3            | OUT        | Differential true clock output  |
| 28   | DIF3#           | OUT        | Differential Complementary clock output   |
| 29   | vOE3#           | IN         | Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs  |
| 30   | GND             | GND        | Ground pin.   |
| 31   | ^CKPWRGD_PD#    | IN         | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. |
| 32   | ^SADR_tri       | LATCHED IN | Tri-level latch to select SMBus Address. See SMBus Address Selection Table.   |
| 33   | ePad            | GND        | Connect ePad to ground.   |


## Test Loads



### Alternate Differential Output Terminations

| Rs | Zo  | Units |
|----|-----|-------|
| 33 | 100 | Ohms  |
| 27 | 85  |       |

## Driving LVDS



### Driving LVDS inputs with the 9DBV0431

| Component | Value                    |                                    | Note |
|-----------|--------------------------|------------------------------------|------|
|           | Receiver has termination | Receiver does not have termination |      |
| R7a, R7b  | 10K ohm                  | 140 ohm                            |      |
| R8a, R8b  | 5.6K ohm                 | 75 ohm                             |      |
| Cc        | 0.1 uF                   | 0.1 uF                             |      |
| Vcm       | 1.2 volts                | 1.2 volts                          |      |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0431. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER                 | SYMBOL             | CONDITIONS                | MIN  | TYP | MAX                   | UNITS | NOTES |
|---------------------------|--------------------|---------------------------|------|-----|-----------------------|-------|-------|
| Power supply voltage      | VDDxx              | Applies to all VDD pins   | -0.5 |     | 2.5                   | V     | 1,2   |
| Input Voltage             | V <sub>IN</sub>    |                           | -0.5 |     | V <sub>DD</sub> +0.5V | V     | 1, 3  |
| Input High Voltage, SMBus | V <sub>IHSMB</sub> | SMBus clock and data pins |      |     | 3.6V                  | V     | 1     |
| Storage Temperature       | T <sub>s</sub>     |                           | -65  |     | 150                   | °C    | 1     |
| Junction Temperature      | T <sub>j</sub>     |                           |      |     | 125                   | °C    | 1     |
| Input ESD protection      | ESD prot           | Human Body Model          | 2000 |     |                       | V     | 1     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup>Not to exceed 2.5V.

## Electrical Characteristics—Clock Input Parameters

T<sub>A</sub> = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                          | SYMBOL             | CONDITIONS  | MIN                   | TYP | MAX  | UNITS | NOTES |
|------------------------------------|--------------------|---|-----------------------|-----|------|-------|-------|
| Input High Voltage - DIF_IN        | V <sub>IHDIF</sub> | Differential inputs<br>(single-ended measurement)         | 600                   | 800 | 1150 | mV    | 1     |
| Input Low Voltage - DIF_IN         | V <sub>ILDIF</sub> | Differential inputs<br>(single-ended measurement)         | V <sub>SS</sub> - 300 | 0   | 300  | mV    | 1     |
| Input Common Mode Voltage - DIF_IN | V <sub>COM</sub>   | Common Mode Input Voltage                                 | 300                   |     | 725  | mV    | 1     |
| Input Amplitude - DIF_IN           | V <sub>SWING</sub> | Peak to Peak value (VIHDIF - VILDIF), single-ended        | 300                   |     | 1450 | mV    | 1     |
| Input Slew Rate - DIF_IN           | dv/dt              | Measured differentially                                   | 0.4                   |     |      | V/ns  | 1,2   |
| Input Leakage Current              | I <sub>IN</sub>    | V <sub>IN</sub> = V <sub>DD</sub> , V <sub>IN</sub> = GND | -5                    |     | 5    | uA    | 1     |
| Input Duty Cycle                   | d <sub>tin</sub>   | Measurement from differential waveform                    | 45                    |     | 55   | %     | 1     |
| Input Jitter - Cycle to Cycle      | J <sub>DIFIn</sub> | Differential Measurement                                  | 0                     |     | 150  | ps    | 1     |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

## Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                     | SYMBOL                | CONDITIONS  | MIN                  | TYP  | MAX                   | UNITS  | NOTES |
|-------------------------------|-----------------------|---|----------------------|------|-----------------------|--------|-------|
| 1.8V Supply Voltage           | VDD                   | Supply voltage for core, analog and LVCMOS outputs  | 1.7                  | 1.8  | 1.9                   | V      | 1     |
| Ambient Operating Temperature | T <sub>COM</sub>      | Commercial range  | 0                    | 25   | 70                    | °C     | 1     |
|                               | T <sub>IND</sub>      | Industrial range  | -40                  | 25   | 85                    | °C     | 1     |
| Input High Voltage            | V <sub>IH</sub>       | Single-ended inputs, except SMBus   | 0.75 V <sub>DD</sub> |      | V <sub>DD</sub> + 0.3 | V      | 1     |
| Input Mid Voltage             | V <sub>IM</sub>       | Single-ended tri-level inputs ('_tri' suffix)   | 0.4 V <sub>DD</sub>  |      | 0.6 V <sub>DD</sub>   | V      | 1     |
| Input Low Voltage             | V <sub>IL</sub>       | Single-ended inputs, except SMBus   | -0.3                 |      | 0.25 V <sub>DD</sub>  | V      | 1     |
| Input Current                 | I <sub>IN</sub>       | Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD   | -5                   |      | 5                     | uA     | 1     |
|                               | I <sub>INP</sub>      | Single-ended inputs<br>V <sub>IN</sub> = 0 V; Inputs with internal pull-up resistors<br>V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors | -200                 |      | 200                   | uA     | 1     |
| Input Frequency               | F <sub>ibyp</sub>     | Bypass mode   | 1                    |      | 200                   | MHz    | 2     |
|                               | F <sub>ipll100</sub>  | 100MHz PLL mode   | 50                   | 100  | 140                   | MHz    | 2     |
|                               | F <sub>ipll125</sub>  | 125MHz PLL mode   | 62.5                 | 125  | 175                   | MHz    | 2     |
|                               | F <sub>ipll62</sub>   | 50MHz PLL mode  | 25                   | 50   | 65                    | MHz    | 2     |
| Pin Inductance                | L <sub>pin</sub>      |   |                      | 7    | nH                    | 1      |       |
| Capacitance                   | C <sub>IN</sub>       | Logic Inputs, except DIF_IN   | 1.5                  |      | 5                     | pF     | 1     |
|                               | C <sub>INDIF_IN</sub> | DIF_IN differential clock inputs  | 1.5                  |      | 2.7                   | pF     | 1,6   |
|                               | C <sub>OUT</sub>      | Output pin capacitance  |                      |      | 6                     | pF     | 1     |
| Clk Stabilization             | T <sub>STAB</sub>     | From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock   |                      | 0.6  | 1                     | ms     | 1,2   |
| Input SS Modulation Frequency | f <sub>MODIN</sub>    | Allowable Frequency (Triangular Modulation)   | 30                   | 31.5 | 33                    | kHz    | 1     |
| OE# Latency                   | t <sub>LATOE#</sub>   | DIF start after OE# assertion<br>DIF stop after OE# deassertion   | 1                    |      | 3                     | clocks | 1,3   |
| Tdrive_PD#                    | t <sub>DRVPD</sub>    | DIF output enable after PD# de-assertion  |                      | 175  | 300                   | us     | 1,3   |
| Tfall                         | t <sub>F</sub>        | Fall time of single-ended control inputs  |                      |      | 5                     | ns     | 1,2   |
| Trise                         | t <sub>R</sub>        | Rise time of single-ended control inputs  |                      |      | 5                     | ns     | 1,2   |
| SMBus Input Low Voltage       | V <sub>I LSMB</sub>   | V <sub>DD SMB</sub> = 3.3V, see note 4 for V <sub>DD SMB</sub> < 3.3V   |                      |      | 0.8                   | V      | 1,4   |
| SMBus Input High Voltage      | V <sub>I HSMB</sub>   | V <sub>DD SMB</sub> = 3.3V, see note 5 for V <sub>DD SMB</sub> < 3.3V   | 2.1                  |      | 3.6                   | V      | 1,5   |
| SMBus Output Low Voltage      | V <sub>O LSMB</sub>   | @ I <sub>PULLUP</sub>   |                      |      | 0.4                   | V      | 1     |
| SMBus Sink Current            | I <sub>PULLUP</sub>   | @ V <sub>OL</sub>   | 4                    |      |                       | mA     | 1     |
| Nominal Bus Voltage           | V <sub>DD SMB</sub>   |   | 1.7                  |      | 3.6                   | V      | 1     |
| SCLK/SDATA Rise Time          | t <sub>RSMB</sub>     | (Max V <sub>IL</sub> - 0.15) to (Min V <sub>IH</sub> + 0.15)  |                      |      | 1000                  | ns     | 1     |
| SCLK/SDATA Fall Time          | t <sub>FSMB</sub>     | (Min V <sub>IH</sub> + 0.15) to (Max V <sub>IL</sub> - 0.15)  |                      |      | 300                   | ns     | 1     |
| SMBus Operating Frequency     | f <sub>MAX SMB</sub>  | Maximum SMBus operating frequency   |                      |      | 400                   | kHz    | 1,7   |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>4</sup> For V<sub>DD SMB</sub> < 3.3V, V<sub>I LSMB</sub> ≤ 0.25V<sub>DD SMB</sub>

<sup>5</sup> For V<sub>DD SMB</sub> < 3.3V, V<sub>I HSMB</sub> ≥ 0.7V<sub>DD SMB</sub>

<sup>6</sup>DIF\_IN input

<sup>7</sup>The differential input clock must be running for the SMBus to be active

## Electrical Characteristics–DIF 0.7V Low Power HCSL Outputs

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER              | SYMBOL                 | CONDITIONS  | MIN  | TYP  | MAX  | UNITS | NOTES   |
|------------------------|------------------------|---|------|------|------|-------|---------|
| Slew rate              | Trf                    | Scope averaging on 3.0V/ns setting  | 2    | 3.2  | 4    | V/ns  | 1, 2, 3 |
|                        |                        | Scope averaging on 2.0V/ns setting  | 1.3  | 2.3  | 3.3  | V/ns  | 1, 2, 3 |
| Slew rate matching     | ΔTrf                   | Slew rate matching, Scope averaging on  |      | 5.4  | 20   | %     | 1, 2, 4 |
| Voltage High           | V <sub>HIGH</sub>      | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 660  | 779  | 850  | mV    | 1,7     |
| Voltage Low            | V <sub>LOW</sub>       |   | -150 | 21   | 150  |       | 1,7     |
| Max Voltage            | V <sub>max</sub>       | Measurement on single ended signal using absolute value. (Scope averaging off)                        |      | 835  | 1150 | mV    | 1       |
| Min Voltage            | V <sub>min</sub>       |   | -300 | -42  |      |       | 1       |
| Vswing                 | Vswing                 | Scope averaging off   | 300  | 1515 |      | mV    | 1,2,7   |
| Crossing Voltage (abs) | V <sub>cross_abs</sub> | Scope averaging off   | 250  | 409  | 550  | mV    | 1,5,7   |
| Crossing Voltage (var) | Δ-V <sub>cross</sub>   | Scope averaging off   |      | 14   | 140  | mV    | 1, 6    |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production. C<sub>L</sub> = 2pF with R<sub>S</sub> = 33Ω for Z<sub>o</sub> = 50Ω (100Ω differential trace impedance).

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> V<sub>cross</sub> is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all V<sub>cross</sub> measurements in any particular system. Note that this is a subset of V<sub>cross\_min/max</sub> (V<sub>cross</sub> absolute) allowed. The intent is to limit V<sub>cross</sub> induced modulation by setting Δ-V<sub>cross</sub> to be smaller than V<sub>cross</sub> absolute.

<sup>7</sup> At default SMBus settings.

## Electrical Characteristics–Current Consumption

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                                  | SYMBOL             | CONDITIONS                     | MIN | TYP   | MAX | UNITS | NOTES |
|--|--------------------|--------------------------------|-----|-------|-----|-------|-------|
| Operating Supply Current (PLL Mode)        | I <sub>DDROP</sub> | VDDR, @100MHz                  |     | 4.2   | 6   | mA    | 1     |
|  | I <sub>DDOP</sub>  | VDDA + VDD1.8, @100MHz         |     | 27    | 33  | mA    | 1     |
| Operating Supply Current (PLL-Bypass Mode) | I <sub>DDROP</sub> | VDDR, @100MHz                  |     | 2.2   | 3   | mA    | 1     |
|  | I <sub>DDOP</sub>  | VDDA + VDD1.8, @100MHz         |     | 20    | 25  | mA    | 1     |
| Powerdown Current                          | I <sub>DDRPD</sub> | VDDR, CKPWRGD_PD# = 0          |     | 0.014 | 0.3 | mA    | 1,2   |
|  | I <sub>DDPD</sub>  | VDDA + VDD1.8, CKPWRGD_PD# = 0 |     | 0.95  | 1.2 | mA    | 1, 2  |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Input clock stopped, and CKPWRGD\_PD# pin low.



## Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER              | SYMBOL               | CONDITIONS                                       | MIN  | TYP  | MAX  | UNITS | NOTES |
|------------------------|----------------------|--|------|------|------|-------|-------|
| PLL Bandwidth          | BW                   | -3dB point in High BW Mode                       | 2    | 2.7  | 4    | MHz   | 1,5   |
|                        |                      | -3dB point in Low BW Mode                        | 1    | 1.4  | 2    | MHz   | 1,5   |
| PLL Jitter Peaking     | t <sub>JPEAK</sub>   | Peak Pass band Gain                              |      | 1.2  | 2    | dB    | 1     |
| Duty Cycle             | t <sub>DC</sub>      | Measured differentially, PLL Mode                | 45   | 50.1 | 55   | %     | 1     |
| Duty Cycle Distortion  | t <sub>DCD</sub>     | Measured differentially, Bypass Mode @100MHz     | -1   | -0.1 | 1    | %     | 1,3   |
| Skew, Input to Output  | t <sub>pdBYP</sub>   | Bypass Mode, V <sub>T</sub> = 50%                | 2550 | 3370 | 4200 | ps    | 1     |
|                        | t <sub>pdPLL</sub>   | PLL Mode V <sub>T</sub> = 50%                    | 0    | 112  | 200  | ps    | 1,4   |
| Skew, Output to Output | t <sub>sk3</sub>     | Commercial Operating Range, V <sub>T</sub> = 50% |      | 33   | 50   | ps    | 1,4   |
|                        |                      | Industrial Operating Range, V <sub>T</sub> = 50% |      | 33   | 55   | ps    | 1,4   |
| Jitter, Cycle to cycle | t <sub>jcy-cyc</sub> | PLL mode   |      | 13   | 50   | ps    | 1,2   |
|                        |                      | Additive Jitter in Bypass Mode                   |      | 0.1  | 1    | ps    | 1,2   |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>4</sup> All outputs at default slew rate

<sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

## Electrical Characteristics–Phase Jitter Parameters

TA = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                          | SYMBOL                 | CONDITIONS  | MIN | TYP  | MAX | INDUSTRY LIMIT | UNITS    | Notes |
|------------------------------------|------------------------|---|-----|------|-----|----------------|----------|-------|
| Phase Jitter, PLL Mode             | t <sub>jphPCleG1</sub> | PCIe Gen 1  |     | 32   | 52  | 86             | ps (p-p) | 1,2,3 |
|                                    | t <sub>jphPCleG2</sub> | PCIe Gen 2 Lo Band<br>10kHz < f < 1.5MHz  |     | 0.8  | 1.4 | 3              | ps (rms) | 1,2   |
|                                    |                        | PCIe Gen 2 High Band<br>1.5MHz < f < Nyquist (50MHz)                                  |     | 2.4  | 2.6 | 3.1            | ps (rms) | 1,2   |
|                                    | t <sub>jphPCleG3</sub> | PCIe Gen 3<br>(PLL BW of 2-4MHz, CDR = 10MHz)   |     | 0.5  | 0.6 | 1              | ps (rms) | 1,2,4 |
|                                    | t <sub>jphSGMI1</sub>  | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz |     | 1.9  | 2.2 | 3              | ps (rms) | 1,6   |
| Additive Phase Jitter, Bypass Mode | t <sub>jphPCleG1</sub> | PCIe Gen 1  |     | 0.1  | 5.0 | N/A            | ps (p-p) | 1,2,3 |
|                                    | t <sub>jphPCleG2</sub> | PCIe Gen 2 Lo Band<br>10kHz < f < 1.5MHz  |     | 0.2  | 0.3 | N/A            | ps (rms) | 1,2,4 |
|                                    |                        | PCIe Gen 2 High Band<br>1.5MHz < f < Nyquist (50MHz)                                  |     | 0.05 | 0.1 | N/A            | ps (rms) | 1,2,4 |
|                                    | t <sub>jphPCleG3</sub> | PCIe Gen 3<br>(PLL BW of 2-4MHz, CDR = 10MHz)   |     | 0.05 | 0.1 | N/A            | ps (rms) | 1,2,4 |
|                                    | t <sub>jphSGMI10</sub> | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz |     | 165  | 200 | N/A            | fs (rms) | 1,6   |
|                                    | t <sub>jphSGMI11</sub> | 125MHz, 12kHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz  |     | 251  | 300 | N/A            | fs (rms) | 1,6   |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> See <http://www.pcisig.com> for complete specs


<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>]

<sup>5</sup> Driven by 9FGV0831 or equivalent

<sup>6</sup> Driven by Rohde&Schwarz SMA100

### Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



## General SMBus Serial Interface Information

### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

| Index Block Write Operation |           |                      |
|-----------------------------|-----------|----------------------|
| Controller (Host)           |           | IDT (Slave/Receiver) |
| T                           | starT bit |                      |
| Slave Address               |           |                      |
| WR                          | WRite     |                      |
| Beginning Byte = N          |           | ACK                  |
|                             |           | ACK                  |
| Data Byte Count = X         |           | ACK                  |
| Beginning Byte N            |           | X Byte               |
| O                           |           |                      |
| O                           |           |                      |
| O                           |           |                      |
| Byte N + X - 1              |           | ACK                  |
| P                           | stoP bit  |                      |

Note: SMBus address is latched on SADR pin.

### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will **acknowledge**
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends **Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation |                 |                      |
|----------------------------|-----------------|----------------------|
| Controller (Host)          |                 | IDT (Slave/Receiver) |
| T                          | starT bit       |                      |
| Slave Address              |                 |                      |
| WR                         | WRite           |                      |
| Beginning Byte = N         |                 | ACK                  |
|                            |                 | ACK                  |
| RT                         | Repeat starT    |                      |
| Slave Address              |                 |                      |
| RD                         | ReaD            |                      |
|                            |                 | ACK                  |
| ACK                        |                 |                      |
| ACK                        |                 |                      |
| O                          |                 | X Byte               |
| O                          |                 |                      |
| O                          |                 |                      |
| O                          |                 |                      |
|                            |                 | Data Byte Count=X    |
|                            |                 | Beginning Byte N     |
|                            |                 | O                    |
|                            |                 | O                    |
|                            |                 | O                    |
|                            |                 | Byte N + X - 1       |
| N                          | Not acknowledge |                      |
| P                          | stoP bit        |                      |

**SMBus Table: Output Enable Register <sup>1</sup>**

| Byte 0 | Name     | Control Function | Type | 0       | 1       | Default |
|--------|----------|------------------|------|---------|---------|---------|
| Bit 7  | Reserved |                  |      |         |         | 1       |
| Bit 6  | DIF OE3  | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 5  | DIF OE2  | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 4  | Reserved |                  |      |         |         | 1       |
| Bit 3  | DIF OE1  | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 2  | Reserved |                  |      |         |         | 1       |
| Bit 1  | DIF OE0  | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 0  | Reserved |                  |      |         |         | 1       |

1. A low on these bits will override the OE# pin and force the differential output Low/Low

**SMBus Table: PLL Operating Mode and Output Amplitude Control Register**

| Byte 1 | Name            | Control Function              | Type            | 0                              | 1                              | Default |
|--------|-----------------|-------------------------------|-----------------|--------------------------------|--------------------------------|---------|
| Bit 7  | PLLMODERB1      | PLL Mode Readback Bit 1       | R               | See PLL Operating Mode Table   |                                | Latch   |
| Bit 6  | PLLMODERB0      | PLL Mode Readback Bit 0       | R               |                                |                                | Latch   |
| Bit 5  | PLLMODE_SWCNTRL | Enable SW control of PLL Mode | RW              | Values in B1[7:6] set PLL Mode | Values in B1[4:3] set PLL Mode | 0       |
| Bit 4  | PLLMODE1        | PLL Mode Control Bit 1        | RW <sup>1</sup> | See PLL Operating Mode Table   |                                | 0       |
| Bit 3  | PLLMODE0        | PLL Mode Control Bit 0        | RW <sup>1</sup> |                                |                                | 0       |
| Bit 2  | Reserved        |                               |                 |                                |                                | 1       |
| Bit 1  | AMPLITUDE 1     | Controls Output Amplitude     | RW              | 00 = 0.6V                      | 01 = 0.7V                      | 1       |
| Bit 0  | AMPLITUDE 0     |                               | RW              | 10 = 0.8V                      | 11 = 0.9V                      | 0       |

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

**SMBus Table: DIF Slew Rate Control Register**

| Byte 2 | Name             | Control Function    | Type | 0      | 1      | Default |
|--------|------------------|---------------------|------|--------|--------|---------|
| Bit 7  | Reserved         |                     |      |        |        | 1       |
| Bit 6  | SLEWRATESEL DIF3 | Slew Rate Selection | RW   | 2 V/ns | 3 V/ns | 1       |
| Bit 5  | SLEWRATESEL DIF2 | Slew Rate Selection | RW   | 2 V/ns | 3 V/ns | 1       |
| Bit 4  | Reserved         |                     |      |        |        | 1       |
| Bit 3  | SLEWRATESEL DIF1 | Slew Rate Selection | RW   | 2 V/ns | 3 V/ns | 1       |
| Bit 2  | Reserved         |                     |      |        |        | 1       |
| Bit 1  | SLEWRATESEL DIF0 | Slew Rate Selection | RW   | 2 V/ns | 3 V/ns | 1       |
| Bit 0  | Reserved         |                     |      |        |        | 1       |

**SMBus Table: Frequency Select Control Register**

| Byte 3 | Name           | Control Function                 | Type            | 0                            | 1                           | Default |
|--------|----------------|----------------------------------|-----------------|------------------------------|-----------------------------|---------|
| Bit 7  | Reserved       |                                  |                 |                              |                             | 1       |
| Bit 6  | Reserved       |                                  |                 |                              |                             | 1       |
| Bit 5  | FREQ_SEL_EN    | Enable SW selection of frequency | RW              | SW frequency change disabled | SW frequency change enabled | 0       |
| Bit 4  | FSEL1          | Freq. Select Bit 1               | RW <sup>1</sup> | See Frequency Select Table   |                             | 0       |
| Bit 3  | FSEL0          | Freq. Select Bit 0               | RW <sup>1</sup> |                              |                             | 0       |
| Bit 2  | Reserved       |                                  |                 |                              |                             | 1       |
| Bit 1  | Reserved       |                                  |                 |                              |                             | 1       |
| Bit 0  | SLEWRATESEL FB | Adjust Slew Rate of FB           | RW              | 2 V/ns                       | 3 V/ns                      | 1       |

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

**Byte 4 is Reserved and reads back 'hFF'**

**SMBus Table: Revision and Vendor ID Register**

| Byte 5 | Name | Control Function | Type | 0            | 1 | Default |
|--------|------|------------------|------|--------------|---|---------|
| Bit 7  | RID3 | Revision ID      | R    | A rev = 0000 |   | 0       |
| Bit 6  | RID2 |                  | R    |              |   | 0       |
| Bit 5  | RID1 |                  | R    |              |   | 0       |
| Bit 4  | RID0 |                  | R    |              |   | 0       |
| Bit 3  | VID3 | VENDOR ID        | R    | 0001 = IDT   |   | 0       |
| Bit 2  | VID2 |                  | R    |              |   | 0       |
| Bit 1  | VID1 |                  | R    |              |   | 0       |
| Bit 0  | VID0 |                  | R    |              |   | 1       |



**SMBus Table: Device Type/Device ID**

| Byte 6 | Name         | Control Function | Type | 0   | 1 | Default |
|--------|--------------|------------------|------|---|---|---------|
| Bit 7  | Device Type1 | Device Type      | R    | 00 = FGV, 01 = DBV,<br>10 = DMV, 11= Reserved |   | 0       |
| Bit 6  | Device Type0 |                  | R    |   |   | 1       |
| Bit 5  | Device ID5   | Device ID        | R    | 000100 binary or 04 hex                       |   | 0       |
| Bit 4  | Device ID4   |                  | R    |   |   | 0       |
| Bit 3  | Device ID3   |                  | R    |   |   | 0       |
| Bit 2  | Device ID2   |                  | R    |   |   | 1       |
| Bit 1  | Device ID1   |                  | R    |   |   | 0       |
| Bit 0  | Device ID0   |                  | R    |   |   | 0       |

**SMBus Table: Byte Count Register**

| Byte 7 | Name | Control Function       | Type | 0   | 1 | Default |
|--------|------|------------------------|------|---|---|---------|
| Bit 7  |      | Reserved               |      |   |   | 0       |
| Bit 6  |      | Reserved               |      |   |   | 0       |
| Bit 5  |      | Reserved               |      |   |   | 0       |
| Bit 4  | BC4  | Byte Count Programming | RW   | Writing to this register will configure how many bytes will be read back, default is = 8 bytes. |   | 0       |
| Bit 3  | BC3  |                        | RW   |   |   | 1       |
| Bit 2  | BC2  |                        | RW   |   |   | 0       |
| Bit 1  | BC1  |                        | RW   |   |   | 0       |
| Bit 0  | BC0  |                        | RW   |   |   | 0       |

## Marking Diagrams



### Notes:


1. "LOT" is the lot sequence number.
2. "COO" denotes country of origin.
3. YYWW is the last two digits of the year and week that the part was assembled.
4. Line 2: truncated part number
5. "L" denotes RoHS compliant package.
6. "I" denotes industrial temperature range device.

## Thermal Characteristics

| PARAMETER          | SYMBOL         | CONDITIONS                      | PKG   | TYP VALUE | UNITS | NOTES |
|--------------------|----------------|---------------------------------|-------|-----------|-------|-------|
| Thermal Resistance | $\theta_{JC}$  | Junction to Case                | NLG32 | 42        | °C/W  | 1     |
|                    | $\theta_{Jb}$  | Junction to Base                |       | 2.4       | °C/W  | 1     |
|                    | $\theta_{JA0}$ | Junction to Air, still air      |       | 39        | °C/W  | 1     |
|                    | $\theta_{JA1}$ | Junction to Air, 1 m/s air flow |       | 33        | °C/W  | 1     |
|                    | $\theta_{JA3}$ | Junction to Air, 3 m/s air flow |       | 28        | °C/W  | 1     |
|                    | $\theta_{JA5}$ | Junction to Air, 5 m/s air flow |       | 27        | °C/W  | 1     |

<sup>1</sup>ePad soldered to board

## Package Outline and Package Dimensions (NLG32)



| Symbol       | Millimeters    |      |
|--------------|----------------|------|
|              | Min            | Max  |
| A            | 0.80           | 1.00 |
| A1           | 0              | 0.05 |
| A3           | 0.20 Reference |      |
| b            | 0.18           | 0.3  |
| e            | 0.50 BASIC     |      |
| D x E BASIC  | 5.00 x 5.00    |      |
| D2 MIN./MAX. | 3.00           | 3.30 |
| E2 MIN./MAX. | 3.00           | 3.30 |
| L MIN./MAX.  | 0.30           | 0.50 |
| N            | 32             |      |
| $N_D$        | 8              |      |
| $N_E$        | 8              |      |

## Ordering Information

| Part/Order Number | Shipping Packaging | Package       | Temperature   |
|-------------------|--------------------|---------------|---------------|
| 9DBV0431AKLF      | Trays              | 32-pin VFQFPN | 0 to +70° C   |
| 9DBV0431AKLFT     | Tape and Reel      | 32-pin VFQFPN | 0 to +70° C   |
| 9DBV0431AKILF     | Trays              | 32-pin VFQFPN | -40 to +85° C |
| 9DBV0431AKILFT    | Tape and Reel      | 32-pin VFQFPN | -40 to +85° C |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).

## Revision History

| Rev. | Initiator | Issue Date | Description   | Page #           |
|------|-----------|------------|---|------------------|
| A    | RDW       | 8/13/2012  | <ol style="list-style-type: none"> <li>Removed "Differential" from DS title and Recommended Application, corrected typo's in Description.</li> <li>Corrected spelling error in pullup/pulldown text under pinout</li> <li>Updated all electrical tables and added "Industry Limit" column to "Phase Jitter Parameters".</li> <li>Updated Byte3[0] to be consistent with Byte 2. Updated Byte6[7:6] definition.</li> <li>Added thermal data to page 12.</li> <li>Added NLG32 to "Package Outline and Package Dimensions" on page 13.</li> <li>Move to final</li> </ol>   | 1,2,5-8,10,12,13 |
| B    | RDW       | 2/28/2013  | <ol style="list-style-type: none"> <li>"Input/Supply/Common Parameters" table modified as follows:                             <ol style="list-style-type: none"> <li>Updated Single-ended input logic thresholds to include missing mid-level on tri-level inputs. Adjusted logic thresholds as follows:                                     <ol style="list-style-type: none"> <li>Changed VIH min. from 0.65*VDD to 0.75*VDD</li> <li>Changed VIL max. from 0.35*VDD to 0.25*VDD</li> <li>Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD.</li> <li>Clarified conditions for these specifications, accordingly.</li> </ol> </li> <li>Clarified the operating conditions and voltages of the SMBus to make it clear that the SMBus operates at &lt;3.3V by addition of footnotes 4 and 5 to "Input/Supply/Common Parameters" table.</li> </ol> </li> <li>Slight modifications of Slew Rates and typical values in the "DIF 0.7V Low Power Differential Outputs" table.</li> <li>"Current Consumption" table modified as follows:                             <ol style="list-style-type: none"> <li>Overall current consumption values lowered</li> <li>VDDA is now grouped with VDD1.8 instead of VDDR</li> <li>Added separate current specs for PLL bypass mode.</li> <li>Clarified that CKPWRDG_PD# is low for power down current.</li> </ol> </li> <li>"Output Duty Cycle, Jitter, Skew and PLL Characteristics" table modified as follows:                             <ol style="list-style-type: none"> <li>Bypass mode Input-to-Output skew changed from 3000 to 4500ps to 2550 to 4200ps. Typical value reduced from 3500ps to 3370ps.</li> <li>Separate Output-to-Output skew spec added for Industrial temp.</li> <li>Additive cycle-to-cycle jitter spec reduced to 1ps max.</li> </ol> </li> <li>"Phase Jitter Parameters" modified as follows:                             <ol style="list-style-type: none"> <li>Corrected typo in PLL Mode conditions for tJPHSGMII. Frequency integration range is 1.5MHz to 10MHz. Bypass mode conditions were correct.</li> </ol> </li> </ol> | 5-8              |
| C    | RDW       | 11/26/2014 | <ol style="list-style-type: none"> <li>Updated front page text for consistency and updated block diagram resistor colors to highlight internal resistors.</li> <li>Updated max frequency of 100MHz PLL mode from 110MHz to 140MHz</li> <li>Updated max frequency of 125MHz PLL mode from 137.5MHz to 175MHz</li> <li>Updated max frequency of 50MHz PLL mode from 55MHz to 65MHz</li> <li>Updated Key Specifications with additive phase jitter.</li> <li>Added additive phase jitter plot to specifications.</li> </ol>  | Various          |
| D    | RDW       | 4/3/2015   | <ol style="list-style-type: none"> <li>Updated block diagram with new format showing individual outputs instead of bussed outputs.</li> <li>Updated pin out and pin descriptions to show ePad on package connected to ground.</li> </ol>  | 1-4              |
| E    | RDW       | 4/22/2016  | <ol style="list-style-type: none"> <li>Updated max frequency of 100MHz PLL mode to 140MHz</li> <li>Updated max frequency of 125MHz PLL mode to 175MHz</li> <li>Updated max frequency of 50MHz PLL mode to 65MHz</li> </ol>  | 6                |





**Corporate Headquarters**  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA

**Sales**  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.idt.com/go/sales](http://www.idt.com/go/sales)

**Tech Support**  
[www.idt.com/go/support](http://www.idt.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.