

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

# () IDT.

## 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE

## 9ZXL1530

DATASHEET

#### Description

The 9ZXL1530 is a 15-output version of the Intel DB1900Z Differential Buffer utilizing Low-Power HCSL (LP-HCSL) outputs to reduce power consumption more than 50% from the original IDT9ZX21501. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.

## **Recommended Application**

Buffer for Romley, Grantley and Purley Servers

## **Key Specifications**

- Cycle-to-cycle jitter: < 50ps
- Output-to-output skew: <65ps
- Input-to-output delay: Fixed at 0 ps
- Input-to-output delay variation: <50ps
- Phase jitter: PCIe Gen3 < 1ps rms
- Phase jitter: QPI 9.6GB/s < 0.2ps rms


#### Features/Benefits

- Fixed feedback path; Ops input-to-output delay
- 9 Selectable SMBus addresses; Multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL BW; minimizes jitter peaking in downstream PLL's
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus Interface; unused outputs can be disabled
- 100MHz & 133.33MHz PLL mode; Legacy QPI/UPI support
- Differential outputs are Low/Low in power down; Maximum power savings

## **Output Features**


1

• 15 - LP-HCSL Differential Output Pairs



## Block Diagram

## **Pin Configuration**



Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldowm

#### **Power Management Table**

Inputs		Control Bits	0		
	DIF_IN/	SMBus	DIF_x/	FBOUT_NC/	PLL State
CKPWRGD_PD#	DIF_IN#	EN bit	DIF_x#	FBOUT_NC#	
0	Х	Х	Low/Low	Low/Low	OFF
1	Running	0	Low/Low	Running	ON
Ι	running	1	Running	Running	ON

#### **Power Connections**

	Description				
VDD	VDDIO	GND	Description		
1	2		Analog PLL		
7		6	Analog Input		
26, 41, 58	19,31,36,48,51 ,63	16,20,25,32,3			
		5,42,47,52,57	DIF clocks		
	,03	,64			

#### Functionality at Power-up (PLL mode)

100M_133M#	DIF_IN (MHz)	DIFx (MHz)		
1	100.00	DIF_IN		
0	133.33	DIF_IN		

#### **PLL Operating Mode**

HiBW_BypM_LoBW#	Byte0, bit (7:6)					
Low ( PLL Low BW)	00					
Mid (Bypass)	01					
High (PLL High BW)	11					
NOTE DILL'S office Diseases and a						

NOTE: PLL is off in Bypass mode

#### **Tri-Level Input Thresholds**

Level	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< th=""></vin<1.8v<>
High	Vin > 2.2V

## **Pin Descriptions**

PIN #	PIN NAME	TYPE	DESCRIPTION						
1	VDDA	PWR	3.3V power for the PLL core.						
2	GNDA	PWR	Ground pin for the PLL core.						
		18.1	3.3V Input to select operating frequency						
3	100M_133M#	IN	e Functionality Table for Definition						
		18.1	Trilevel input to select High BW, Bypass or Low BW mode.						
4	HIBW_BYPM_LOBW#	IN	See PLL Operating Mode Table for Details.						
_		18.1	Notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on						
5	CKPWRGD_PD#	IN	subsequent assertions. Low enters Power Down Mode.						
6	GND	PWR	Ground pin.						
_		BWB	3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and						
7	VDDR	PWR	filtered appropriately.						
8	DIF_IN	IN	0.7 V Differential TRUE input						
9	DIF_IN#	IN	0.7 V Differential Complementary Input						
10		INI	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus						
10	SMB_A0_tri	IN	Addresses.						
11	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant						
12	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant						
		IN	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 SMBus						
13	3 SMB_A1_tri		Addresses.						
		0.117	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the						
14	FBOUT_NC# OUT		chip. It exists to provide delay path matching to get 0 propagation delay.						
45		OUT	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It						
15	FBOUT_NC	001	exists to provide delay path matching to get 0 propagation delay.						
16	GND	PWR	Ground pin.						
17	DIF_0	OUT	0.7V differential true clock output						
18	DIF_0#	OUT	0.7V differential Complementary clock output						
19	VDDIO	PWR	Power supply for differential outputs						
20	GND	PWR	Ground pin.						
21	DIF_1	OUT	0.7V differential true clock output						
22	DIF_1#	OUT	0.7V differential Complementary clock output						
23	DIF_2	OUT	0.7V differential true clock output						
24	DIF_2#	OUT	0.7V differential Complementary clock output						
25	GND		Ground pin.						
26	VDD	PWR	Power supply, nominal 3.3V						
27	DIF_3	OUT	0.7V differential true clock output						
	DIF_3#		0.7V differential Complementary clock output						
29	DIF_4	OUT	0.7V differential true clock output						
30	DIF_4#		0.7V differential Complementary clock output						
31	VDDIO		Power supply for differential outputs						
32	GND		Ground pin.						

## Pin Descriptions (cont.)

PIN #	PIN NAME	TYPE	DESCRIPTION
33	DIF_5	OUT	0.7V differential true clock output
34	DIF_5#	OUT	0.7V differential Complementary clock output
35	GND	PWR	Ground pin.
36	VDDIO	PWR	Power supply for differential outputs
37	DIF_6	OUT	0.7V differential true clock output
38	DIF_6#	OUT	0.7V differential Complementary clock output
39	DIF_7	OUT	0.7V differential true clock output
40	DIF_7#	OUT	0.7V differential Complementary clock output
41	VDD	PWR	Power supply, nominal 3.3V
42	GND	PWR	Ground pin.
43	DIF_8	OUT	0.7V differential true clock output
44	DIF_8#	OUT	0.7V differential Complementary clock output
45	DIF_9	OUT	0.7V differential true clock output
46	DIF_9#	OUT	0.7V differential Complementary clock output
47	GND	PWR	Ground pin.
48	VDDIO	PWR	Power supply for differential outputs
49	DIF_10	OUT	0.7V differential true clock output
50	DIF_10#	OUT	0.7V differential Complementary clock output
51	VDDIO	PWR	Power supply for differential outputs
52	GND	PWR	Ground pin.
53	DIF_11	OUT	0.7V differential true clock output
54	DIF_11#	OUT	0.7V differential Complementary clock output
55	DIF_12	OUT	0.7V differential true clock output
56	DIF_12#	OUT	0.7V differential Complementary clock output
57	GND	PWR	Ground pin.
58	VDD	PWR	Power supply, nominal 3.3V
59	DIF_13	OUT	0.7V differential true clock output
60	DIF_13#	OUT	0.7V differential Complementary clock output
61	DIF_14	OUT	0.7V differential true clock output
62	DIF_14#	OUT	0.7V differential Complementary clock output
63	VDDIO	PWR	Power supply for differential outputs
64	GND	PWR	Ground pin.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1530. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA, R				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
I/O Supply Voltage	VDDIO				4.6	V	1,2
Input Low Voltage	V <sub>IL</sub>		GND-0.5			V	1
Input High Voltage	V <sub>IH</sub>	Except for SMBus interface			$V_{DD}$ +0.5V	V	1
Input High Voltage	VIHSMB	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

## **Electrical Characteristics–DIF\_IN Clock Input Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V <sub>CROSS</sub>	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V <sub>SWING</sub>	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}, V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J <sub>DIFIn</sub>	Differential Measurement	0		125	ps	1

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

## **Electrical Characteristics–Input/Supply/Common Output Parameters**

TA = T<sub>COM</sub>: Supply Voltage VDD/VDDA = 3.3 V +/-5%. VDDIO = 1.05 to 3.3 V +/-5%. See Test Loads for Loading Conditions.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	Т <sub>сом</sub>	Commmercial range	0		70	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	V	1
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	V	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	°C V	1
Input Current	I <sub>IN P</sub>	$\label{eq:VIN} \begin{array}{l} Single\mbox{-ended inputs} \\ V_{IN} = 0 \ V; \ Inputs \ with \ internal \ pull\mbox{-up} \ resistors \\ V_{IN} = \ VDD; \ Inputs \ with \ internal \ pull\mbox{-down \ resistors} \end{array}$	-200		200	uA	1
	F <sub>ibyp</sub>	$V_{DD} = 3.3 V$ , Bypass mode	33		150		2
Input Frequency	Fipl	$V_{DD}$ = 3.3 V, 100MHz PLL mode	90	100.00	110	MHz	2
	F <sub>ip II</sub>	V <sub>DD</sub> = 3.3 V, 133.33MHz PLL mode	120	133.33	147		2
Pin Inductance	L <sub>pin</sub>				7	nH	1
	CIN	Logic Inputs, except DIF_IN	1.5		5	рF	1
Capacitance	$C_{INDIF_IN}$	DIF_IN differential clock inputs	1.5		2.7	рF	1,4
	C <sub>OUT</sub>	Output pin capacitance			6	рF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30		33	kHz	1
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	V <sub>IL SMB</sub>				0.8	V	1
SMBus Input High Voltage	VIHSMB		2.1		V <sub>DDSMB</sub>	V	1
SMBus Output Low Voltage	VOLSMB	@ I <sub>PULLUP</sub>			0.4	V	1
SMBus Sink Current	IPULLUP	@ V <sub>ol</sub>	4			mA	1
Nominal Bus Voltage	V <sub>DDSMB</sub>	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MINSM B</sub>	Minimum SMBus operating frequency	100			kHz	1,5

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $^2 Control input must be monotonic from 20\% to 80\% of input swing. <math display="inline">^3 Time$  from deassertion until outputs are >200 mV

<sup>4</sup>DIF\_IN input

<sup>5</sup>The differential input clock must be running for the SMBus to be active

## **Electrical Characteristics–DIF 0.7V Low Power Differential Outputs**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	3	4	V/ns	1, 2, 3
Slew rate matching	∆Trf	Slew rate matching.		7.6	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging	660	757	850	mV	1
Voltage Low	VLow	on)		16	150		1
Max Voltage	Vmax	Measurement on single ended signal using absolute		857	1150	mV	1
Min Voltage	Vmin	value. (Scope averaging off)	-300	-36		IIIV	1
Vswing	Vswing	Scope averaging off	300			mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	469	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		14	140	mV	1,6

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 27\Omega$  for  $Zo = 85\Omega$  differential trace impedance.

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting  $\Delta$ -Vcross to be smaller than Vcross absolute.

## **Electrical Characteristics–Current Consumption**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	IDDVDD	All outputs active @100MHz, $C_L = 2pF$ ;		23	40	mA	1
	I <sub>DDVDDA/R</sub>	All outputs active @100MHz, $C_L = 2pF$ ;		15	20	mA	1
	IDDVDDIO	All outputs active @100MHz, $C_L = 2pF$ ;		124	150	mA	1
Powerdown Current	IDDVDDPD	All differential pairs low-low		2.2	4	mA	1
	IDD VDD A/RPD	All differential pairs low-low		4.9	7	mA	1
	IDDVDDIOPD	All differential pairs low-low		0.16	0.5	mA	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics–Skew and Differential Jitter Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]	t <sub>SPO_PLL</sub>	Input-to-Output Skew in PLL mode nominal value @ 25°C, 3.3V	-100	-44	100	ps	1,2,4,5,8
CLK_IN, DIF[x:0]	t <sub>PD_BYP</sub>	Input-to-Output Skew in Bypass mode nominal value @ 25°C, 3.3V	2.5	3.6	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_PLL</sub>	Input-to-Output Skew Varation in PLL mode across voltage and temperature	-50	-2	50	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_BYP</sub>	Input-to-Output Skew Varation in Bypass mode across temperature for a given voltage	-250		250	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DTE</sub>	Random Differential Tracking error beween two 9ZX devices in Hi BW Mode		3	5	ps (rms)	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSSTE</sub>	Random Differential Spread Spectrum Tracking error beween two 9ZX devices in Hi BW Mode		15	75	ps	1,2,3,5,8
DIF{x:0]	t <sub>SKEW_ALL</sub>	Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)		45	65	ps	1,2,3,8
PLL Jitter Peaking	j <sub>peak-hibw</sub>	LOBW#_BYPASS_HIBW = 1	0	1.75	2.5	dB	7,8
PLL Jitter Peaking	jpeak-lobw	LOBW#_BYPASS_HIBW = 0	0	0.75	2	dB	7,8
PLL Bandwidth	рII <sub>нівw</sub>	LOBW#_BYPASS_HIBW = 1	2	3.33	4	MHz	8,9
PLL Bandwidth	pll <sub>LOBW</sub>	LOBW#_BYPASS_HIBW = 0	0.7	1.18	1.4	MHz	8,9
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50.4%	55	%	1
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	-2	0	2	%	1,10
Jitter, Cycle to cycle	t <sub>icyc-cyc</sub>	PLL mode		24	50	ps	1,11
	School Charles	Additive Jitter in Bypass Mode		0	50	ps	1,11

#### Notes for preceding table:

<sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>4</sup> This parameter is deterministic for a given device

<sup>5</sup> Measured with scope averaging on to find mean value.

<sup>6.</sup>t is the period of the input clock

<sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>8.</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>9</sup> Measured at 3 db down or half power point.

<sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>11</sup> Measured from differential waveform

## **Electrical Characteristics–Phase Jitter Parameters**

 $\mathsf{TA} = \mathsf{T}_{\mathsf{COM}}; \text{ Supply Voltage VDD/VDDA} = 3.3 \text{ V } + /-5\%, \text{ VDDIO} = 1.05 \text{ to } 3.3 \text{ V } + /-5\%. \text{ See Test Loads for Loading Conditions}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>iphPCleG1</sub>	PCIe Gen 1		30.1	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.0	3	ps (rms)	1,2
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.7	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.38	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.18	0.5	ps (rms)	1,5
	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.13	0.3	ps (rms)	1,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.10	0.2	ps (rms)	1,5
	t <sub>iphPCleG1</sub>	PCIe Gen 1		0.00	10	ps (p-p)	1,2,3
	t <sub>jphPCleG2</sub>	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.01	0.3	ps (rms)	1,2,6
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.00	0.7	ps (rms)	1,2,6
<i>Additive</i> Phase Jitter, Bypass mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.00	0.3	ps (rms)	1,2,4,6
Bypass mode	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.12	0.3	ps (rms)	1,5,6
		QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.00	0.1	ps (rms)	1,5,6
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.00	0.1	ps (rms)	1,5,6

<sup>1</sup> Applies to all outputs.

<sup>2</sup> See http://www.pcisig.com for complete specs

<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>4</sup> Subject to final ratification by PCI SIG.

<sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.4


<sup>6</sup> For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)<sup>2</sup> = (total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>

## **Test Loads**

#### **Differential Output Terminations**

DIF Zo (Ω)	Rs (Ω)
100	33
85	27

9ZXL Differential Test Loads



## **Clock Periods–Differential Outputs with Spread Spectrum Disabled**

			Measurement Window							
SSC OFF	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
		-c2c jitter AbsPer Min	-SSC Short-Term Average Min	SSC - ppm rt-Term Long-Term Pe verage Average Nor	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3
Ы	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2,4

## **Clock Periods–Differential Outputs with Spread Spectrum Enabled**

			Measurement Window							
SSC ON	Contor	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DIF	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

Notes:

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1530 itself does not contribute to ppm error.

<sup>3</sup> Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

<sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

## **General SMBus Serial Interface Information**

#### How to Write

- Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Со	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
S	lave Address		
WR	WRite		
			ACK
Beg	inning Byte = N		
			ACK
RT	Repeat starT		
S	lave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		þ	0
	0	X Byte	0
	0	×	0
	0		
	1		Byte N + X - 1
Ν	Not acknowledge	4	
Р	stoP bit		

**Index Block Write Operation Controller (Host) IDT (Slave/Receiver)** Т starT bit Slave Address WR WRite ACK Beginning Byte = N ACK Data Byte Count = X ACK Beginning Byte N ACK 0  $\times$ Byte 0 0 0 0 0 Byte N + X - 1 ACK Ρ stoP bit

#### 9ZXL1530 SMB us Addressing

SMB_A(1:0)_tri	Address (Rd/Wrt bit = 0) (Hex)
00	D8
OM	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

#### SMBusTable: PLL Mode, and Frequency Select Register

Byte	0 Pin #	Name	Control Function	Туре	0 1		Default
Bit 7	4	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Op	Latch	
Bit 6	4	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readba	Latch	
Bit 5		Reserved					
Bit 4	61/62	DIF_14_En	Output Enable	RW	Low/Low	Enable	1
Bit 3	59/60	DIF_13_En	Output Enable	RW	Low/Low	Enable	1
Bit 2			Reserved				0
Bit 1		Reserved					
Bit 0	3	100M 133M#	Frequency Select Readback	R	133MHz	100MHz	Latch

#### SMBusTable: Output Control Register

Byte 1	Pin #	Name	Control Function	Туре	0	1	Default		
Bit 7	39/40	DIF_5_En	Output Enable	RW	Low/Low	Enable	1		
Bit 6			Reserved						
Bit 5	29/30	DIF_4_En	Output Enable	RW			1		
Bit 4	29/30	DIF_3_En	Output Enable	RW	]		1		
Bit 3	23/24	DIF_2_En	Output Enable	RW	Low/Low	Enable	1		
Bit 2	21/22	DIF_1_En	Output Enable	RW			1		
Bit 1	17/18	DIF_0_En	Output Enable	RW			1		
Bit 0			Reserved						

#### SMBusTable: Output Control Register

Byte		Name	Control Function	Туре	0	1	Default		
Bit 7	55/56	DIF_12_En	Output Enable	RW	Low/Low	Enable	1		
Bit 6	53/54	DIF_11_En	Output Enable	RW			1		
Bit 5	49/50	DIF_10_En	Output Enable	RW			1		
Bit 4			Reserved						
Bit 3	45/46	DIF_9_En	Output Enable	RW			1		
Bit 2	43/44	DIF_8_En	Output Enable	RW			1		
Bit 1	39/40	DIF_7_En	Output Enable	RW			1		
Bit 0	37/38	DIF_6_En	Output Enable	RW			1		

#### SMBusTable: Reserved Register

Byte	e 3	Pin #	Name	Control Function	Туре	0	1	Default		
Bit 7				Reserved				0		
Bit 6				Reserved				0		
Bit 5				Reserved						
Bit 4				Reserved						
Bit 3				Reserved						
Bit 2				Reserved						
Bit 1				Reserved						
Bit 0				Reserved						

#### SMBusTable: Reserved Register

Byte	e 4	Pin #	Name	Control Function	Туре	0	1	Default		
Bit 7				Reserved				0		
Bit 6				Reserved						
Bit 5				Reserved						
Bit 4				Reserved				0		
Bit 3				Reserved				0		
Bit 2				Reserved				0		
Bit 1				Reserved				0		
Bit 0				Reserved				0		

#### SMBusTable: Vendor & Revision ID Register

Byte	5 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-	RID3	R			Х	
Bit 6	-	RID2	REVISION ID	R	Brow	D rev 0001	
Bit 5	-	RID1		REVISIONID	= 0001	Х	
Bit 4	-	RID0		R		Х	
Bit 3	-	VID3	VENDOR ID	R	-	-	0
Bit 2	-	VID2		R	-	-	0
Bit 1	-	VID1		R	-	-	0
Bit 0	-	VID0		R	-	-	1

#### SMBusTable: DEVICE ID

Byte 6	i Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	-		Device ID 7 (MSB)	R			1
Bit 6	-		Device ID 6	R	]		Х
Bit 5	-		Device ID 5	R	]		Х
Bit 4	-		Device ID 4	R	] 1500 in 150 do	cimal or 99 Hex	Х
Bit 3	-		Device ID 3	R			Х
Bit 2	-		Device ID 2	R	]		0
Bit 1	-		Device ID 1	R	]		0
Bit 0	-		Device ID 0	R			1

#### SMBusTable: Byte Count Register

Byte	97 P	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7			Reserved			0		
Bit 6			Reserved				0	
Bit 5				Reserved				
Bit 4	-		BC4		RW			0
Bit 3	-		BC3	Writing to this register configures how	RW	Default value	is 8 hex, so 9	1
Bit 2	-		BC2	Writing to this register configures how	RW	bytes (0 to 8) w	ill be read back	0
Bit 1	-		BC1	many bytes will be read back.	RW	by de	efault.	0
Bit 0	-		BC0		RW			0


#### SMBusTable: Reserved Register


Byte	8	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7				Reserved				0
Bit 6				Reserved				0
Bit 5				Reserved				0
Bit 4				Reserved				0
Bit 3				Reserved				0
Bit 2				Reserved				0
Bit 1				Reserved				0
Bit 0				Reserved				0

DIF Reference Close	:k		
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1
Rs (100 ohm differential traces)	33	ohm	1
Rs (85 ohm differential traces)	27	ohm	1


Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 1000hm differential trace	1.8 min to 14.4 max	inch	1

Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 1000hm differential trace	0.225 min to 12.6 max	inch	2






Cable Connected AC Coupled Application (Figure 3)					
Component	Value	Note			
R5a, R5b	8.2K 5%				
R6a, R6b	1K 5%				
Сс	0.1 µF				
Vcm	0.350 volts				




## **Marking Diagram**



Notes:

- 1. "L" denotes RoHS compliant package.
- 2. "COO": country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.

## Package Outline and Package Dimensions (64-pin MLF)



## **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
9ZXL1530BKLF	see page 16	Trays	64-pin MLF	0 to +70° C
9ZXL1530BKLFT		Tape and Reel	64-pin MLF	0 to +70° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"B" is the device revision designator (will not correlate with the datasheet revision).

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### **Revision History**

Rev.	Issuer	Issue Date	Description	Page #
A	RDW	4/18/2011	<ol> <li>Update Electrical Tables with Characterization Data and corrected minor typos</li> <li>Added Test Load information</li> <li>Updated ordering information and also corrected table to show bulk parts ship in trays, not tubes.</li> <li>Added mark information.</li> </ol>	5-10, 15,16
В	RDW	12/8/2011	<ol> <li>Updated tDSPO_BYP parameter by removing duplicate entry</li> <li>Updated REV ID in byte 5 to indicate B rev</li> </ol>	8, 13
с	RDW	3/12/2012	<ol> <li>Corrected minor typos, Standardized output type references to LP- HCSL.</li> <li>Added pin description for pin 37.</li> </ol>	1,4,9,10, 14
D	RDW	11/20/2015	<ol> <li>Updated QPI references to QPI/UPI</li> <li>Updated DIF_IN table to match PCI SIG specification, no silicon change</li> </ol>	1,5

#### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA