

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

VIDEO GENLOCK PLL
ICS9173B
Description


The ICS9173B provide the analog PLL circuit blocks to implement a frequency multiplier. Because the device is configured to use an external divider in the PLL clock feedback path, a large divider can be used to result in a large frequency multiplication ratio. This is useful when using a low frequency input clock to generate a high frequency output clock. The ICS9173B contains a phase detector, charge pump, loop filter, and voltage-controlled oscillator (VCO). The ICS674-01 can be used as the external feedback divider.

A common application of the ICS9173B is the implementation of a video genlock circuit. Because of this, the ICS9173B inputs operate on the negative-going clock edge.


The ICS9173B is pin and function compatible to the AV9173-01/15.

Features

- Phase-detector/VCO circuit block
- Ideal for genlock system
- Reference clock range 12 kHz to 1 MHz for full output clock range
- Output clock range of 1.25 to 75 MHz (-01), and 0.625 to 37.5 MHz (-15). See “Allowable Input Frequency to Output Frequency” table for conditions
- On-chip loop filter
- Single 5 V power supply
- Low power CMOS technology
- 8-pin SOIC package

Block Diagram


Pin Assignment



Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	FBIN	Input	Feedback input.
2	IN	Input	Input for reference sync pulse.
3	GND	Power	Ground.
4	FS0	Input	Frequency select 0 input.
5	OE	Input	Output enable.
6	CLK1	Output	Clock output 1.
7	VDD	Power	Power supply (+5 V).
8	CLK2	Output	Clock output 2 (divided-by-2 from Clock 1).

Allowable Input Frequency to Output Frequency for ICS9173B-01 (in MHz) (ICS9173B-15 outputs run at exactly half of the ICS9173B-01 frequencies)

f_{IN} (kHz)	f_{OUT} for FS = 0		f_{OUT} for FS = 1	
	CLK1 Output	CLK2 Output	CLK1 Output	CLK2 Output
$12 \leq f_{IN} \leq 14$ kHz	44.0 to 75	22.0 to 37.5	11.0 to 18.75	5.5 to 9.375
$14 < f_{IN} \leq 17$ kHz	30.0 to 75	15.0 to 37.5	7.5 to 18.75	3.75 to 9.375
$17 < f_{IN} \leq 30$ kHz	25.0 to 75	12.5 to 37.5	6.25 to 18.75	3.125 to 9.375
$30 < f_{IN} \leq 35$ kHz	15.0 to 75	7.5 to 37.5	3.75 to 18.75	1.875 to 9.375
$35 < f_{IN} \leq 1000$ kHz	10.0 to 75	5.0 to 37.5	2.5 to 18.75	1.25 to 9.375

Using the ICS9173B in Genlock Applications

Most video sources, such as video cameras, are asynchronous, free-running devices. To digitize video or synchronize one video source to another free-running reference video source, a video “genlock” (generator lock) circuit is required. The ICS9173B integrates the analog blocks which make the task much easier.

In the complete video genlock circuit, the primary function of the ICS9173B is to provide the analog circuitry required to generate the video dot clock within a PLL. This application is illustrated in Figure 1. The input reference signal for this circuit is the horizontal synchronization (H-SYNC) signal. If a composite video reference source is being used, the h-sync pulses must be separated from the composite signal. A video sync separator circuit, such as the National Semiconductor LM1881, can be used for this purpose.

The clock feedback divider shown in Figure 1 is a digital divider used within the PLL to multiply the reference frequency. Its divide ratio establishes how many video dot clock cycles occur per h-sync pulse. For example, if 880 pixel clocks are desired per h-sync pulse, then the divider ratio is set to 880. Hence, together the h-sync frequency and external divider ratio establish the dot clock frequency:

$$f_{OUT} = f_{IN} \times N \text{ where } N \text{ is external divide ratio}$$

Both input pins IN and FBIN respond only to negative-going clock edges of the input signal. The H-SYNC signal must be constant frequency in the 12 kHz to 1 MHz range and stable (low clock jitter) for creation of a stable output clock.

The output hook-ups of the ICS9173B are dictated by the




Figure 1: Typical Application of ICS9173B in a Video Genlock System

desired dot clock frequency. The primary consideration is the internal VCO which operates over a frequency range of 10 MHz to 75 MHz. Because of the selectable VCO output divider and the additional divider on output CLK2, four distinct output frequency ranges can be achieved. The following Table lists these ranges and the corresponding device configuration.

FS0 State	Output Used	Frequency/Range ICS9173B-01	Frequency/Range ICS9173B-15
0	CLK1	10 to 75 MHz	5 to 37.5 MHz
0	CLK2	5 to 37.5 MHz	2.5 to 18.75 MHz
1	CLK1	2.5 to 18.75 MHz	1.25 to 9.375 MHz
1	CLK2	1.25 to 9.375 MHz	0.625 to 4.6875 MHz

Note that both outputs, CLK1 and CLK2, are available during operation even though only one is fed back via the external clock divider.

Pin 5, OE, tristates both CLK1 and CLK2 upon logic low input. This feature can be used to revert dot clock control to the system clock when not in genlock mode (hence, when in genlock mode the system dot clock must be tristated).

When unused, inputs FS0 and OE must be tied to either GND (logic low) or VDD (logic high).

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS9173B. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
Storage Temperature	-65 to +150°C
Voltage on I/O Pins referenced to GND	GND - 0.5 V to VDD + 0.5 V
Junction Temperature	125°C
Soldering Temperature	260°C
Power Dissipation	0.5 Watts

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Operating Temperature under Bias	-0		+70	°C
Power Supply Voltage (measured with respect to GND)	+4.75	+5 V	+5.25	V

DC Electrical Characteristics

Unless stated otherwise, VDD = 5 V ±5%, Ambient Temperature 0 to +70°C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Supply Current	IDD	No load, 50 MHz		20	50	mA
Input Low Voltage	V _{IH}	VDD = 5 V			0.8	V
Input High Voltage	V _{IL}	VDD = 5 V	2.0			V
Input Low Current	I _{IL}	VIN = 0V	-5			μA
Input High Current	I _{IH}	VIN = VDD	-5		5	μA
Output Low Voltage	V _{OL}	I _{OL} = 8 mA			0.4	V
Output High Voltage ¹	V _{OH1}	I _{OH} = -1 mA	VDD-0.4			V
Output High Voltage ¹	V _{OH2}	I _{OH} = -4 mA	VDD-0.8			V
Output High Voltage ¹	V _{OH3}	I _{OH} = -8 mA	2.4			V

Notes:

- Duty cycle measured at 1.4 V.
- Input Reference Frequency = 25 kHz, Output Frequency = 25 MHz. Jitter measured between adjacent vertical pixels.
- CLK1 frequency applies for FS = 0. For FS = 1 condition, divide allowable CLK1 range by the factor of 4.

AC Electrical Characteristics

Unless stated otherwise, $V_{DD} = 5\text{ V} \pm 5\%$, Ambient Temperature 0 to $+70^\circ\text{C}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Output Clock Rise Time ¹	$ICLK_r$				10	ns
Output Clock Fall Time ¹	$ICLK_f$				10	ns
Output Rise Time ¹	t_{r1}	15 pF load, 0.8 to 2.0V		0.6	1.5	ns
Output Rise Time ¹	t_{r2}	15 pF load, 20% to 80% VDD		1.3	3.0	ns
Output Fall Time ¹	t_{f1}	15 pF load, 0.8 to 2.0V		0.6	1.5	ns
Output Fall Time ¹	t_{f2}	15 pF load, 80% to 20% VDD		0.7	2.0	ns
Output Duty Cycle ¹		15 pF load	40	47	55	%
One-Sigma Jitter ^{1, 5}	T_{1S1}	CLK1 frequency ³ , 25 MHz		120	250	ps
Jitter, Absolute ^{1, 5}	T_{ABS1}	CLK1 frequency ³ , 25 MHz	-400	± 250	400	ps
One-Sigma Jitter ^{1, 5}	T_{1S2}	CLK1 frequency < 25 MHz			1	%
Jitter, Absolute ^{1, 5}	T_{ABS2}	CLK1 frequency < 25 MHz			2	%
Line-to-Line Jitter ¹ , Absolute ²	T_{LABS}			± 4		ns
Input Frequency ¹ , IN or FBIN	f_{IN}	see allowable f_i below	12		1000	kHz
CLK1 Frequency, -01 ^{1, 3, 4}	f_{CLK1}	$12 \leq f_{IN} \leq 14\text{ kHz}$	44		75	MHz
		$14 < f_{IN} \leq 17\text{ kHz}$	30		75	
		$17 < f_{IN} \leq 30\text{ kHz}$	25		75	
		$30 < f_{IN} \leq 35\text{ kHz}$	15		75	
		$35 < f_{IN} \leq 1000\text{ kHz}$	10		75	
CLK1 Frequency, -15 ^{1, 3, 4}	f_{CLK1}	$12 \leq f_{IN} \leq 14\text{ kHz}$	22		37.5	MHz
		$14 < f_{IN} \leq 17\text{ kHz}$	15		37.5	
		$17 < f_{IN} \leq 30\text{ kHz}$	12.5		37.5	
		$30 < f_{IN} \leq 35\text{ kHz}$	7.5		37.5	
		$35 < f_{IN} \leq 1000\text{ kHz}$	5		37.5	


Notes:

- Parameter is guaranteed by design and characterization. Not 100% tested in production.
- Input Reference Frequency = 25 kHz, Output Frequency = 25 MHz. Jitter measured between adjacent vertical pixels.
- CLK1 frequency applies for FS = 0. For FS = 1 condition, divide allowable CLK1 range by the factor of 4.
- An Application Brief (AB01) documents the operation of the AV9173 for low input frequencies. This provides guidelines for usable output frequencies and feedback ratios required to use inputs below 25 kHz. By following these guidelines, the ICS9173B will operate down to 12 kHz inputs across temperature, voltage and lot-to-lot variation.
- Jitter values are measured at frequencies $\geq 25\text{ MHz}$ for IDT9173B-01, for ICS9173B-15, jitter is measured at frequency $\geq 12.5\text{ MHz}$.

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		150		°C/W
	θ_{JA}	1 m/s air flow		140		°C/W
	θ_{JA}	3 m/s air flow		120		°C/W
Thermal Resistance Junction to Case	θ_{JC}			40		°C/W
Thermal Resistance Junction to Top of Case	Ψ_{JT}	Still air		20		°C/W

Marking Diagram




Notes:

1. Line 1: truncated part number
2. YYWW is the last two digits of the year and week that the part was assembled.
3. "LOT" denotes the lot number.
4. "L" suffix designates RoHS compliant package.
5. Bottom mark: country of origin.

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	1.35	1.75	.0532	.0688
A1	0.10	0.25	.0040	.0098
B	0.33	0.51	.013	.020
C	0.19	0.25	.0075	.0098
D	4.80	5.00	.1890	.1968
E	3.80	4.00	.1497	.1574
e	1.27 BASIC		0.050 BASIC	
H	5.80	6.20	.2284	.2440
h	0.25	0.50	.010	.020
L	0.40	1.27	.016	.050
α	0°	8°	0°	8°

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9173B-01CS08LF	Tubes	8-pin SOIC	0 to +70° C
9173B-01CS08LFT	Tape and Reel	8-pin SOIC	0 to +70° C
9173B-15CS08LF	Tubes	8-pin SOIC	0 to +70° C
9173B-15CS08LFT	Tape and Reel	8-pin SOIC	0 to +70° C

"LF" suffix to the part number denotes Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History

Rev.	Originator	Date	Description of Change
A	R.Willner	09/23/08	New datasheet.
B	RDW	11/12/09	Released to final.
C	RDW	07/29/11	Corrected typographical errors on page 5 for rise/fall times
D	LPL	01/29/13	Added top-side device marking

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.
www.idt.com

