

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

LV5609V

BI-CMOS LSI Vertical Clock Driver for CCD



Overview

The LV5609V is vertical clock driver for CCD.

Functions

- Ternary output ×2ch
- Binary output ×2ch
- SHT output ×1ch
- Output ON resistance : 30Ω typ

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = VM = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		6	V
	VH max		20	V
	VL max		-10	V
	VH-VL max		24	V
Allowable power dissipation	Pd max	with specified substrate *	0.67	W
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		-40 to +125	°C

* : Specified substrate : 114.3×76.1×1.6mm³, glass epoxy board

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ratings at $Ta = 25^{\circ}C$, $V_{SS} = VM = 0V$

Parameter	Symbol	Conditions		1.1+14		
			min	typ	max	Unit
Supply voltage	V _{DD}		2.0	3.3	5.5	V
	VH			15	17	V
	VL		-8.5	-7.5	-4	V
	VH-VL				23.5	V
CMOS input High voltage	VINH		0.8V _{DD}		V _{DD}	V
CMOS input Low voltage	VINL		-0.1		0.4	V

LV5609V

Electrical Characteristics at Ta = 25°C, V_{DD} = 3.3V, V_{SS} = 0V, VH = 15V, VL = -7.5V, VM = 0V, Unless otherwise specified

Devenuetor	Symbol					
Parameter		Conditions	min	typ	max	Unit
Static current drain	IDD	V _{DD} pin			1	μΑ
	IH	VH pin			10	μΑ
	IL	VL pin			1	μΑ
Dynamic current drain	I _{DD}	V _{DD} pin See *1 and *2.			1	mA
	IH	VH pin See *1 and *2.	:		4.5	mA
	IL	VL pin See *1 and *2.		3	5	mA
Output ON resistance	RL	I _O = +10mA		20	30	Ω
	RM	$I_{O} = \pm 10 \text{mA}$		30	45	Ω
	RH	I _O = -10mA		30	40	Ω
	RSHT	I _O = -10mA		30	40	Ω
Propagation delay time	TPLM	No load			200	ns
	TPMH	No load			200	ns
	TPLH	No load			200	ns
	TPML	No load			200	ns
	TPHM	No load			200	ns
	TPHL	No load			200	ns
Rise time TTLM		$VL \rightarrow VM~V1,V3~$ See *1.			800	ns
		$VL \rightarrow VM~V2,V4~See$ *1.			800	ns
	TTMH	$VM \rightarrow VL~V1,V3~$ See *1.			800	ns
	TTLH	$VL \rightarrow VH$ SHT See *1.			200	ns
Fall time	TTML	$VM \rightarrow VL \ V1, V3$ See *1.			800	ns
		$VM \rightarrow VL~V2,V4~$ See *1.			800	ns
	TTHM	$VH \rightarrow VM V1, V3 See *1.$			800	ns
	TTHL	$VH \rightarrow VL$ SHT See *1.			200	ns

 $^{\ast}\mathrm{1}$: Refer to the CCD equivalent load shown below.

*2 : Refer to the timing waveform on Page 7.





Package Dimensions

unit : mm (typ) 3179C





Pin Assignment



Pin Function

Pin No.	Name	Mode			
1	V3	Level shift output (ternary VH, VM, VL)			
2	V2	Level shift output (binary VM, VL)			
3	V1	Level shift output (ternary VH, VM, VL)			
4	VM	GND for output			
5	NC				
6	VH	Hi power supply (15V system) for output			
7	XV1	/1 transfer pulse input			
8	XSG1	V1 read pulse input			
9	XV2	V2 transfer pulse input			
10	XV3	V3 transfer pulse input			
11	XSG3	V3 read pulse input			
12	XV4	V4 transfer pulse input			
13	NC1				
14	XSHT	SHT pulse input			
15	V _{DD}	Power supply (3.3V system) for input buffer			
16	V _{SS}	GND for input buffer			
17	VL	LO power supply (-7.5V system) for output			
18	NC				
19	SHT	Level shift output (binary VH, VL)			
20	V4	Level shift output (ternary VM, VL)			

Block Diagram



Logical Function Table

Input				Output			
XV1 XV3	XSG1 XSG3	XV2 XV4	XSHT	V1 V3	V2 V4	SHT	
L	L	Х	Х	VH	Х	Х	
L	Н	Х	Х	VM	Х	Х	
н	L	Х	х	VL	х	Х	
Н	Н	Х	Х	VL	Х	Х	
х	Х	L	Х	Х	VM	Х	
х	Х	н	х	х	VL	Х	
Х	Х	х	L	х	Х	VH	
X	Х	х	Н	х	х	VL	

Timing Chart







Enlarged View of overlapped portion



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.