

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# FREESCALE P10XX AND P20XX SYSTEM CLOCK W/66.66M DDR CLOCK

IDT6V49205A

## General Description

The IDT6V49205A is a main clock for Freescale P10xx and P20xx-based systems. It has a selectable System CCB clock and a 66.66MHz DDRCLK. The IDT6V49205A also provides LP-HCSL PCIe outputs for low power and reduced board space.


## Output Features

- 1 - Sys\_CCB 3.3V LVCMOS output @ 100M/83.33M/80M/66.66M
- 1 - DDRCLK 3.3V LVCMOS output @ 66.66M
- 1 - 125M 3.3V LVCMOS output
- 6 - LP-HCSL PCIe pairs selectable @ 100M or 125M
- 6 - 25MHz 3.3V LVCMOS outputs
- 2 - 2.048M 3.3V LVCMOS outputs
- 2 - USB 3.3V LVCMOS outputs @ 12M or 24M

## Key Specifications

- PCIe Gen1-2-3 compliant
- <3p rms phase noise on REF outputs

## Block Diagram



## Recommended Application

System Clock for Freescale P10xx and P20xx-based designs

## Features

- Replaces 11 crystals, 2 oscillators and 3 clock generators; lowers cost, power and area
- Integrated terminations on LP-HCSL PCIe outputs; eliminate 24 resistors, saving 41mm<sup>2</sup> of board area
- Industrial temperature range operation; supports demanding environmental conditions
- Advanced 3.3V CMOS process; high-performance, low-power
- Supports independent spread spectrum on Sys\_CCB/DDRCLK and PCIe outputs
- Packaged as 48-pin TSSOP, Pb-free, RoHS compliant

## Pin Assignment

|               |    |                 |    |           |
|---------------|----|-----------------|----|-----------|
| X2_25         | 1  | <b>6V49205A</b> | 48 | VDDREF    |
| X1_25         | 2  |                 | 47 | SDATA     |
| GNDREF        | 3  |                 | 46 | SCLK      |
| REF5          | 4  |                 | 45 | GND66     |
| REF4          | 5  |                 | 44 | 66M_SS    |
| REF3          | 6  |                 | 43 | VDD66     |
| VDDREF        | 7  |                 | 42 | AVDDSYS   |
| GNDREF        | 8  |                 | 41 | Sys_CCB   |
| REF2          | 9  |                 | 40 | GNDSYS    |
| REF1          | 10 |                 | 39 | GNDPCle   |
| REF0          | 11 |                 | 38 | PCleT_LR5 |
| AVDD12_24     | 12 |                 | 37 | PCleC_LR5 |
| ^FS0/USB_CLK1 | 13 |                 | 36 | PCleT_LR4 |
| ^FS1/USB_CLK2 | 14 |                 | 35 | PCleC_LR4 |
| GND12_24      | 15 |                 | 34 | GNDPCle   |
| GND2.048      | 16 |                 | 33 | AVDDPCle  |
| CK2.048_0     | 17 |                 | 32 | PCleT_LR3 |
| CK2.048_1     | 18 |                 | 31 | PCleC_LR3 |
| VDD2.048      | 19 |                 | 30 | PCleT_LR2 |
| AVDD125       | 20 |                 | 29 | PCleC_LR2 |
| 125M          | 21 |                 | 28 | GNDPCle   |
| GND125M       | 22 |                 | 27 | VDDPCle   |
| PCleT_LR0     | 23 |                 | 26 | PCleT_LR1 |
| PCleC_LR0     | 24 |                 | 25 | PCleC_LR1 |

48-Pin TSSOP

^ Indicates Internal 100kohm pull up resistor

## Pin Descriptions

| PIN # | PIN NAME          | PIN TYPE | DESCRIPTION                                                                                                         |
|-------|-------------------|----------|---------------------------------------------------------------------------------------------------------------------|
| 1     | X2_25             | OUT      | Crystal output, Nominally 25.00MHz.                                                                                 |
| 2     | X1_25             | IN       | Crystal input, Nominally 25.00MHz.                                                                                  |
| 3     | GNDREF            | PWR      | Ground pin for the REF outputs.                                                                                     |
| 4     | REF5              | OUT      | Copy of crystal input                                                                                               |
| 5     | REF4              | OUT      | Copy of crystal input                                                                                               |
| 6     | REF3              | OUT      | Copy of crystal input                                                                                               |
| 7     | VDDREF            | PWR      | Ref, XTAL power supply, nominal 3.3V                                                                                |
| 8     | GNDREF            | PWR      | Ground pin for the REF outputs.                                                                                     |
| 9     | REF2              | OUT      | Copy of crystal input                                                                                               |
| 10    | REF1              | OUT      | Copy of crystal input                                                                                               |
| 11    | REF0              | OUT      | Copy of crystal input                                                                                               |
| 12    | AVDD12_24         | PWR      | Power for 12_24MHz PLL core, and outputs. Nominal 3.3V                                                              |
| 13    | ^FS0/USB_CLK<br>1 | I/O      | Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an internal pull up resistor. |
| 14    | ^FS1/USB_CLK<br>2 | I/O      | Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an internal pull up resistor. |
| 15    | GND12_24          | PWR      | Ground pin for 12_24M outputs.                                                                                      |
| 16    | GND2.048          | PWR      | Ground pin for 2.048M outputs.                                                                                      |
| 17    | CK2.048_0         | OUT      | 2.048M output, nominal 3.3V.                                                                                        |
| 18    | CK2.048_1         | OUT      | 2.048M output, nominal 3.3V.                                                                                        |
| 19    | VDD2.048          | PWR      | Power supply for 2.048M outputs, nominal 3.3V.                                                                      |
| 20    | AVDD125           | PWR      | Power for 125MHz PLL core and output, nominal 3.3V                                                                  |
| 21    | 125M              | OUT      | 125M output, nominal 3.3V.                                                                                          |
| 22    | GND125M           | PWR      | Ground pin for 125M outputs.                                                                                        |
| 23    | PCleT_LR0         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 24    | PCleC_LR0         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 25    | PCleC_LR1         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 26    | PCleT_LR1         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 27    | VDDPCle           | PWR      | Power supply for PCI Express outputs, nominal 3.3V                                                                  |
| 28    | GNDPCle           | PWR      | Ground pin for the PCIe outputs.                                                                                    |
| 29    | PCleC_LR2         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 30    | PCleT_LR2         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 31    | PCleC_LR3         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 32    | PCleT_LR3         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 33    | AVDDPCle          | PWR      | Analog Power supply for PCI Express clocks, nominal 3.3V                                                            |
| 34    | GNDPCle           | PWR      | Ground pin for the PCIe outputs.                                                                                    |
| 35    | PCleC_LR4         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 36    | PCleT_LR4         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 37    | PCleC_LR5         | OUT      | Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor              |
| 38    | PCleT_LR5         | OUT      | True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor                    |
| 39    | GNDPCle           | PWR      | Ground pin for the PCIe outputs.                                                                                    |
| 40    | GNDSYS            | PWR      | Ground pin for the Sys_CCB output                                                                                   |
| 41    | Sys_CCB           | OUT      | System CCB clock output                                                                                             |
| 42    | AVDDSYS           | PWR      | Analog Power supply for Sys_CCB clock and outputs, nominal 3.3V                                                     |
| 43    | VDD66             | PWR      | Power supply for 66.66M output(s), nominal 3.3V.                                                                    |
| 44    | 66M_SS            | OUT      | 66.66M spread-spectrum capable output, nominal 3.3V                                                                 |
| 45    | GND66             | PWR      | Ground pin for 66.66M output(s).                                                                                    |
| 46    | SCLK              | IN       | Clock pin of SMBus circuitry.                                                                                       |
| 47    | SDATA             | I/O      | Data pin for SMBus circuitry.                                                                                       |
| 48    | VDDREF            | PWR      | Ref, XTAL power supply, nominal 3.3V                                                                                |

**Table 1: PCIEX Spread Table** (selectable via SMBUS)

| SELPCIE125#_100<br>B6b4 | B0b4 | B0b3 | Spread %            |
|-------------------------|------|------|---------------------|
| 0 (125MHz)              | x    | x    | No Spread           |
| 1 (100MHz)              | 0    | 0    | No Spread (default) |
| 1 (100MHz)              | 0    | 1    | Down -0.5%          |
| 1 (100MHz)              | 1    | 0    | Down -0.75%         |
| 1 (100MHz)              | 1    | 1    | No Spread           |

\*Once in spread mode, do not return to non spread without reset

**Table 2: Sys\_CCB and DDR Spread Table** (selectable via SMBUS)

| B0b7 | B0b6 | B0b5 | Spread %            |
|------|------|------|---------------------|
| 0    | 0    | 0    | No Spread (default) |
| 0    | 0    | 1    | Down -0.5%          |
| 0    | 1    | 0    | Down -0.75%         |
| 0    | 1    | 1    | Down -0.25%         |
| 1    | 0    | 0    | Reserved            |
| 1    | 0    | 1    | Reserved            |
| 1    | 1    | 0    | Reserved            |
| 1    | 1    | 1    | Reserved            |

**Table 3: Sys\_CCB Frequency Select Table** (Latched and selectable via SMBUS)

| FS1 /<br>B4b3 | FS0 /<br>B4b2 | Sys_CCB (MHz) |
|---------------|---------------|---------------|
| 0             | 0             | 66.66         |
| 0             | 0             | 100           |
| 0             | 1             | 80            |
| 0             | 1             | 83.33         |

**Table 4: PCI Express Amplitude Control**

| B6b7 | B6b6 | PCIe Amplitude |
|------|------|----------------|
| 0    | 0    | 700mV          |
| 0    | 1    | 800mV          |
| 1    | 0    | 900mV          |
| 1    | 1    | 1000mV         |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT6V49205A. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER              | SYMBOL          | CONDITIONS        | MIN       | TYP | MAX       | UNITS | Notes |
|------------------------|-----------------|-------------------|-----------|-----|-----------|-------|-------|
| Maximum Supply Voltage | VDDxxx          | Supply Voltage    |           |     | 4.6       | V     | 1     |
| Maximum Input Voltage  | V <sub>IH</sub> | Referenced to GND |           |     | VDD + 0.5 | V     | 1     |
| Minimum Input Voltage  | V <sub>IL</sub> | Referenced to GND | GND - 0.5 |     |           | V     | 1     |
| Storage Temperature    | T <sub>s</sub>  | -                 | -65       |     | 150       | °C    |       |
| Junction Temperature   | T <sub>j</sub>  | -                 |           |     | 125       | °C    | 1     |
| Input ESD protection   | ESD prot        | Human Body Model  | 2000      |     |           | V     | 1     |

### NOTES on Absolute Max Parameters

<sup>1</sup> Operation under these conditions is neither implied, nor guaranteed.

## Electrical Characteristics - Input/Supply/Common Output DC Parameters

T<sub>AMB</sub> = -40 to +85°C; V<sub>DD</sub> = 3.3 V +/-5%, All outputs driving test loads (unless noted otherwise).

| PARAMETER                                     | SYMBOL               | CONDITIONS                                                   | MIN                   | TYP | MAX                   | UNITS | Notes |
|-----------------------------------------------|----------------------|--------------------------------------------------------------|-----------------------|-----|-----------------------|-------|-------|
| Ambient Operating Temp                        | T <sub>AMB</sub>     | -                                                            | -40                   | 25  | 85                    | °C    |       |
| Supply Voltage                                | VDDxxx               | Supply Voltage                                               | 3.135                 | 3.3 | 3.465                 | V     |       |
| Power supply Ramp Time                        | T <sub>PWRRMP</sub>  | Power supply ramp must be monotonic                          |                       |     | 4                     | ms    |       |
| Latched Input High Voltage                    | V <sub>IH_LI</sub>   | Single-ended Latched Inputs                                  | 2.1                   |     | V <sub>DD</sub> + 0.3 | V     |       |
| Latched Input Low Voltage                     | V <sub>IL_LI</sub>   | Single-ended Latched Inputs                                  | V <sub>SS</sub> - 0.3 |     | 0.8                   | V     |       |
| Input Leakage Current                         | I <sub>IN</sub>      | V <sub>IN</sub> = V <sub>DD</sub> , V <sub>IN</sub> = GND    | -5                    |     | 5                     | uA    | 2     |
| Operating Supply Current                      | I <sub>DDOP3.3</sub> | All outputs loaded and running                               |                       | 119 | 155                   | mA    |       |
| Input Frequency                               | F <sub>i</sub>       |                                                              | 23                    | 25  | 27                    | MHz   | 3     |
| Pin Inductance                                | L <sub>pin</sub>     |                                                              |                       | 5   | 7                     | nH    |       |
| Input Capacitance                             | C <sub>IN</sub>      | Logic Inputs                                                 | 1.5                   | 3   | 5                     | pF    |       |
|                                               | C <sub>OUT</sub>     | Output pin capacitance                                       |                       | 5   | 6                     | pF    |       |
|                                               | C <sub>INX</sub>     | X1 & X2 pins                                                 |                       | 5   | 6                     | pF    |       |
| Clk Stabilization                             | T <sub>STAB</sub>    | From VDD Power-Up or de-assertion of PD to 1st clock         |                       | 3.2 | 5                     | ms    |       |
| T <sub>fall_SE</sub>                          | T <sub>FALL</sub>    | Fall/rise time of all 3.3V control inputs from 20-80%        |                       |     | 10                    | ns    | 1     |
| T <sub>rise_SE</sub>                          | T <sub>RISE</sub>    |                                                              |                       |     | 10                    | ns    | 1     |
| SMBus Voltage                                 | V <sub>DD</sub>      |                                                              | 2.7                   |     | 3.3                   | V     |       |
| Low-level Output Voltage                      | V <sub>OLSMB</sub>   | @ I <sub>PULLUP</sub>                                        |                       |     | 0.4                   | V     |       |
| Current sinking at V <sub>OLSMB</sub> = 0.4 V | I <sub>PULLUP</sub>  | SMB Data Pin                                                 | 4                     |     |                       | mA    |       |
| SCLK/SDATA Clock/Data Rise Time               | T <sub>RI2C</sub>    | (Max V <sub>IL</sub> - 0.15) to (Min V <sub>IH</sub> + 0.15) |                       |     | 1000                  | ns    |       |
| SCLK/SDATA Clock/Data Fall Time               | T <sub>FI2C</sub>    | (Min V <sub>IH</sub> + 0.15) to (Max V <sub>IL</sub> - 0.15) |                       |     | 300                   | ns    |       |
| Maximum SMBus Operating Frequency             | F <sub>SMBUS</sub>   |                                                              | 100                   |     |                       | kHz   |       |

### NOTES on DC Parameters: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

<sup>1</sup> Signal is required to be monotonic in this region.

<sup>2</sup> Input leakage current does not include inputs with pull-up or pull-down resistors

<sup>3</sup> For margining purposes only. Normal operation should have Fin =25MHz

## AC Electrical Characteristics - Low Power HCSL-Compatible PCIe Outputs

| PARAMETER                            | SYMBOL                  | CONDITIONS                       | MIN  | TYP    | MAX  | UNITS | NOTES |
|--------------------------------------|-------------------------|----------------------------------|------|--------|------|-------|-------|
| Clock Frequency                      | f                       | Spread off                       |      | 100.00 |      | MHz   | 2,3   |
|                                      |                         |                                  |      | 125.00 |      | MHz   | 2,3   |
| Synthesis error                      | ppm <sub>SSoff</sub>    | PCIe 100MHz or 125MHz            |      | 0      |      | ppm   | 1,2   |
|                                      | ppm <sub>SSon</sub>     | PCIe @ -0.5% spread, 100MHz only |      | +/-100 |      | ppm   | 1,2   |
| Rising/Falling Edge Slew Rate        | t <sub>SLEW</sub>       | Differential Measurement         | 2.2  | 4.1    | 5.7  | V/ns  | 1,3,6 |
| Slew Rate Variation                  | t <sub>SLVAR</sub>      | Single-ended Measurement         |      | 1      | 20   | %     | 1,6   |
| Maximum Output Voltage               | V <sub>HIGH</sub>       | Includes overshoot               |      | 793    | 1150 | mV    | 6,7   |
| Minimum Output Voltage               | V <sub>LOW</sub>        | Includes undershoot              | -300 | -22    |      | mV    | 6,7   |
| Differential Voltage Swing           | V <sub>SWING</sub>      | Differential Measurement         | 300  |        |      | mV    | 1,6   |
| Crossing Point Voltage               | V <sub>XABS</sub>       | Single-ended Measurement         | 300  | 419    | 550  | mV    | 1,4,6 |
| Crossing Point Variation             | V <sub>XABSVAR</sub>    | Single-ended Measurement         |      | 115    | 140  | mV    | 1,4,5 |
| Duty Cycle                           | D <sub>CYC</sub>        | Differential Measurement         | 45   | 50.1   | 55   | %     | 1     |
| PCIe Jitter - Cycle to Cycle         | PCIe <sub>JC2C</sub>    | Differential Measurement         |      | 36     | 125  | ps    | 1     |
| PCIe[5:0] Skew                       | T <sub>SKEWPCIe50</sub> | Differential Measurement         |      | 1172   | 1500 | ps    | 1,6,8 |
| Spread Spectrum Modulation Frequency | f <sub>SSMOD</sub>      | Triangular Modulation            | 30   | 31.5   | 33   | kHz   |       |

### Notes for PCIe Clocks:

- Guaranteed by design and characterization, not 100% tested in production.
- Clock Frequency specifications are guaranteed assuming that REF is at 25MHz
- Slew rate measured through V<sub>swing</sub> voltage range centered about differential zero
- V<sub>cross</sub> is defined at the voltage where Clock = Clock#.
- Only applies to the differential rising edge (Clock rising, Clock# falling.)
- At default SMBus settings.
- The Freescale P-series CPU's have internal terminations on their SerDes Reference Clock inputs. The resulting amplitude at these inputs will be 1/2 of the values listed, which are well within the 800mV Freescale specification for these inputs.
- This value includes an intentional output-to-output skew of approximately 250ps.

## Electrical Characteristics - Phase Jitter, PCIe Outputs at 100MHz

| PARAMETER     | SYMBOL                  | CONDITIONS                                 | MIN | TYP | MAX  | INDUSTRY SPEC LIMIT | UNITS       | NOTES |
|---------------|-------------------------|--------------------------------------------|-----|-----|------|---------------------|-------------|-------|
| Jitter, Phase | t <sub>jphPCIe1</sub>   | PCIe Gen 1 phase jitter                    |     | 35  | 56   | 86                  | ps          | 1,2,3 |
|               | t <sub>jphPCIe2Lo</sub> | PCIe Gen 2 phase jitter<br>Lo-band content |     | 1.6 | 2.4  | 3                   | ps<br>(RMS) | 1,2,3 |
|               | t <sub>jphPCIe2Hi</sub> | PCIe Gen 2 phase jitter<br>Hi-band content |     | 1.9 | 2.8  | 3.1                 | ps<br>(RMS) | 1,2,3 |
|               | t <sub>jphPCIe3</sub>   | PCIe Gen 3 phase jitter                    |     | 0.5 | 0.83 | 1                   | ps<br>(RMS) | 1,2,3 |

### Notes on Phase Jitter:

- See <http://www.pcisig.com> for complete specs. Guaranteed by design and characterization, not tested in production.
- Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1<sup>-12</sup>
- Applies to PCIe outputs @ default amplitude and 100MHz with spread off or at -0.5%.

## Electrical Characteristics - DDR Clock

| PARAMETER                                        | SYMBOL           | CONDITIONS                                                                      | MIN | TYP    | MAX  | UNITS | NOTES |
|--------------------------------------------------|------------------|---------------------------------------------------------------------------------|-----|--------|------|-------|-------|
| DDR Clock Frequency                              | $f_{DDR}$        | $V_T = OVDD/2 V$                                                                |     | 66.666 |      | MHz   | 2,3,6 |
| Synthesis error                                  | $ppm_{SSoff}$    | Spread off                                                                      |     | 0      |      | ppm   | 1,2,5 |
|                                                  | $ppm_{SSon}$     | Spread on                                                                       |     | +/-150 |      | ppm   | 1,2,5 |
| Output High Voltage                              | $V_{OH}$         | $V_{OH}$ at the selected operating frequency                                    | 2.4 |        |      | V     | 1     |
| Output Low Voltage                               | $V_{OL}$         | $V_{OL}$ at the selected operating frequency                                    |     |        | 0.4  | V     | 1     |
| Slew Rate<br>VDDO = 3.3V                         | $t_{SLEW00}$     | '00' = Hi-Z                                                                     |     | Hi-Z   |      | V/ns  |       |
|                                                  | $t_{SLEW01}$     | '01' Slow Slew Rate (Averaging on)                                              | 1.1 | 1.6    | 2.3  | V/ns  | 1,3,8 |
|                                                  | $t_{SLEW10}$     | '10' Fast Slew Rate (Averaging on)                                              | 1.6 | 2.3    | 3.2  | V/ns  | 1,3,8 |
|                                                  | $t_{SLEW11}$     | '11' Fastest Slew Rate (Averaging on)                                           | 1.8 | 2.7    | 3.7  | V/ns  | 1,3,8 |
| Duty Cycle                                       | $d_{t1}$         | $V_T = OVDD/2 V$                                                                | 40  | 51.4   | 60   | %     | 1,6   |
| Jitter, Peak period jitter                       | $t_{jpeak}$      | $V_T = OVDD/2 V$                                                                |     | ±96    | ±150 | ps    | 1,6   |
| Phase Noise                                      | $t_{phasenoise}$ | -56dBc                                                                          |     | 10     | 500  | kHz   | 1,7   |
| AC Input Swing Limits @ 3.3V<br>OV <sub>DD</sub> | $\Delta V_{AC}$  | This is the difference between VOL and VOH at the selected operating frequency. | 1.9 | 3.4    |      | V     | 1     |
| Spread Spectrum Modulation<br>Frequency          | $f_{SSMOD}$      | Triangular Modulation                                                           | 30  | 32.3   | 60   | kHz   |       |

## Electrical Characteristics - Sys\_CCB

| PARAMETER                                        | SYMBOL           | CONDITIONS                                                                      | MIN | TYP    | MAX  | UNITS | NOTES |
|--------------------------------------------------|------------------|---------------------------------------------------------------------------------|-----|--------|------|-------|-------|
| Clock Frequency                                  | $f_{Sys\_CCB}$   | FS(1:0) = 00, $V_T = OVDD/2 V$                                                  |     | 66.666 |      | MHz   | 2,3,6 |
|                                                  |                  | FS(1:0) = 01, $V_T = OVDD/2 V$                                                  |     | 100.00 |      | MHz   | 2,3,6 |
|                                                  |                  | FS(1:0) = 10, $V_T = OVDD/2 V$                                                  |     | 80.00  |      | MHz   | 2,3,6 |
|                                                  |                  | FS(1:0) = 11, $V_T = OVDD/2 V$                                                  |     | 83.333 |      | MHz   | 2,3,6 |
| Synthesis error                                  | $ppm_{SSoff}$    | Spread off                                                                      |     | 0      |      | ppm   | 1,2,5 |
|                                                  | $ppm_{SSon}$     | Spread on                                                                       |     | +/-150 |      | ppm   | 1,2,5 |
| Output High Voltage                              | $V_{OH}$         | $V_{OH}$ at the selected operating frequency                                    | 2.4 |        |      | V     | 1     |
| Output Low Voltage                               | $V_{OL}$         | $V_{OL}$ at the selected operating frequency                                    |     |        | 0.4  | V     | 1     |
| Slew Rate<br>VDDO = 3.3V                         | $t_{SLEW00}$     | '00' = Hi-Z                                                                     |     | Hi-Z   |      | V/ns  |       |
|                                                  | $t_{SLEW01}$     | '01' Slow Slew Rate (Averaging on)                                              | 0.8 | 1.4    | 2.1  | V/ns  | 1,3,8 |
|                                                  | $t_{SLEW10}$     | '10' Fast Slew Rate (Averaging on)                                              | 0.9 | 1.6    | 2.5  | V/ns  | 1,3,8 |
|                                                  | $t_{SLEW11}$     | '11' Fastest Slew Rate (Averaging on)                                           | 1.1 | 1.9    | 3.1  | V/ns  | 1,3,8 |
| Duty Cycle                                       | $d_{t1}$         | $V_T = OVDD/2 V$                                                                | 40  | 51.4   | 60   | %     | 1,6   |
| Jitter, Peak period jitter                       | $t_{jpeak}$      | $V_T = OVDD/2 V$ , SSC < 0.75%                                                  |     | ±116   | ±150 | ps    | 1     |
| Phase Noise                                      | $t_{phasenoise}$ | -56dBc                                                                          |     | 10     | 500  | kHz   | 1,7   |
| AC Input Swing Limits @ 3.3V<br>OV <sub>DD</sub> | $\Delta V_{AC}$  | This is the difference between VOL and VOH at the selected operating frequency. | 1.9 |        |      | V     | 1     |
| Spread Spectrum Modulation<br>Frequency          | $f_{SSMOD}$      | Triangular Modulation                                                           | 0   | 31.5   | 60   | kHz   |       |

## Electrical Characteristics - 125M

| PARAMETER                     | SYMBOL           | CONDITIONS                                   | MIN | TYP    | MAX  | UNITS | NOTES |
|-------------------------------|------------------|----------------------------------------------|-----|--------|------|-------|-------|
| Clock frequency               | $f_{125M}$       | $V_T = OVDD/2 V$                             |     | 125.00 |      | ns    | 2,3,6 |
| Synthesis error               | ppm              |                                              |     | 0      |      | ppm   | 1,2,5 |
| Output High Voltage           | $V_{OH}$         | $V_{OH}$ at the selected operating frequency | 2.2 |        |      | V     | 1     |
| Output Low Voltage            | $V_{OL}$         | $V_{OL}$ at the selected operating frequency |     |        | 0.5  | V     | 1     |
| Rise/Fall time<br>VDDO = 3.3V | $t_{RF125M3.3V}$ | Measured between 0.6V and 2.7V               |     | 0.7    | 1    | ns    | 1,3   |
| Duty Cycle                    | $d_{t1}$         | $V_T = OVDD/2 V$                             | 47  | 52     | 53   | %     | 1     |
| Jitter, Peak period jitter    | $t_{jpeak}$      | $V_T = OVDD/2 V$                             |     |        | ±150 | ps    | 1     |



## Electrical Characteristics - REF(5:0)

| PARAMETER                  | SYMBOL       | CONDITIONS                                                                  | MIN | TYP   | MAX  | UNITS  | NOTES |
|----------------------------|--------------|-----------------------------------------------------------------------------|-----|-------|------|--------|-------|
| Clock Frequency            | f            | $V_T = OVDD/2 V$                                                            |     | 25.00 |      | MHz    | 2,3   |
| Crystal Frequency Error    | ppm          | Including all aging and tuning effects                                      | -50 |       | 50   | ppm    | 1,2   |
| Output High Voltage        | $V_{OH}$     | $V_{OH}$ at the selected operating frequency                                | 2.2 |       |      | V      | 1     |
| Output Low Voltage         | $V_{OL}$     | $V_{OL}$ at the selected operating frequency                                |     |       | 0.4  | V      | 1     |
| Slew Rate                  | $t_{SLEW}$   | '00' = Hi-Z                                                                 | 1.0 | 1.7   | 2.7  | V/ns   | 1,3,4 |
| Duty Cycle                 | $d_{t1}$     | $V_T = OVDD/2 V$                                                            | 40  | 51    | 60   | %      | 1     |
| Pin to Pin Skew            | $t_{skew}$   | $V_T = 1.5 V$ , odd/even outputs have an intentional 180degree phase shift. |     | N/A   |      | ps     | 1     |
| Jitter, Peak period jitter | $t_{jpeak}$  | $V_T = OVDD/2 V$                                                            |     | ±78   | ±200 | ps     | 1     |
| Jitter, Phase              | $t_{jphase}$ | (12kHz-5MHz), $V_T = 1.5 V$                                                 |     | 1.7   | 3    | ps rms | 1     |

## Electrical Characteristics - USB\_CLK(2:1)

| PARAMETER                | SYMBOL         | CONDITIONS                                   | MIN | TYP   | MAX | UNITS | NOTES |
|--------------------------|----------------|----------------------------------------------|-----|-------|-----|-------|-------|
| Clock Frequency          | $f_{USB\_CLK}$ | $V_T = OVDD/2 V$                             |     | 12.00 |     | MHz   | 2,3   |
|                          |                |                                              |     | 24.00 |     | MHz   | 2,3   |
| Synthesis error          | ppm            |                                              |     | 0     |     | ppm   | 1,2,5 |
| Output High Voltage      | $V_{OH}$       | $V_{OH}$ at the selected operating frequency | 2.2 |       |     | V     | 1     |
| Output Low Voltage       | $V_{OL}$       | $V_{OL}$ at the selected operating frequency |     |       | 0.4 | V     | 1     |
| Slew Rate<br>VDDO = 3.3V | $t_{SLEW00}$   | '00' = Hi-Z                                  |     | Hi-Z  |     | V/ns  |       |
|                          | $t_{SLEW01}$   | '01' Slow Slew Rate (Averaging on)           | 1.0 | 1.4   | 1.8 | V/ns  | 1,3,4 |
|                          | $t_{SLEW10}$   | '10' Fast Slew Rate (Averaging on)           | 1.5 | 2.0   | 2.7 | V/ns  | 1,3,4 |
|                          | $t_{SLEW11}$   | '11' Fastest Slew Rate (Averaging on)        | 1.8 | 2.3   | 3.1 | V/ns  | 1,3,4 |
| Duty Cycle               | $d_{t1}$       | $V_T = OVDD/2 V$                             | 45  | 50.3  | 55  | %     | 1     |
| Jitter, RMS              | $t_{jRMS}$     | 12kHz to Nyquist                             |     | 23    | 120 | ps    | 1     |
| Jitter, Cycle to cycle   | $t_{jcy-cyc}$  | $V_T = OVDD/2 V$                             |     | 142   | 350 | ps    | 1     |

## Electrical Characteristics - 2.048M(1:0)

| PARAMETER                  | SYMBOL         | CONDITIONS                                   | MIN | TYP   | MAX  | UNITS | NOTES |
|----------------------------|----------------|----------------------------------------------|-----|-------|------|-------|-------|
| Clock Frequency            | $f_{USB\_CLK}$ | $V_T = OVDD/2 V$                             |     | 2.048 |      | MHz   | 2,3,6 |
| Synthesis error            | ppm            |                                              |     | 0     |      | ppm   | 1,2,5 |
| Output High Voltage        | $V_{OH}$       | $V_{OH}$ at the selected operating frequency | 2.2 |       |      | V     | 1     |
| Output Low Voltage         | $V_{OL}$       | $V_{OL}$ at the selected operating frequency |     |       | 0.4  | V     | 1     |
| Slew Rate<br>VDDO = 3.3V   | $t_{SLEW00}$   | '00' = Hi-Z                                  |     | Hi-Z  |      | V/ns  |       |
|                            | $t_{SLEW01}$   | '01' Slow Slew Rate (Averaging on)           | 1.1 | 1.7   | 2.5  | V/ns  | 1,3,4 |
|                            | $t_{SLEW10}$   | '10' Fast Slew Rate (Averaging on)           | 1.6 | 2.3   | 3.2  | V/ns  | 1,3,4 |
|                            | $t_{SLEW11}$   | '11' Fastest Slew Rate (Averaging on)        | 1.8 | 2.6   | 3.6  | V/ns  | 1,3,4 |
| Duty Cycle                 | $d_{t1}$       | $V_T = OVDD/2 V$                             | 45  | 46.7  | 55   | %     | 1     |
| Pin to Pin Skew            | $t_{skew}$     | $V_T = OVDD/2 V$                             |     | 108   | 250  | ps    | 1     |
| Jitter, RMS                | $t_{jRMS}$     | 12kHz to Nyquist                             |     | 47    | 70   | ps    | 1     |
| Jitter, Peak period jitter | $t_{jpeak}$    | $V_T = OVDD/2 V$                             |     | ±170  | ±250 | ps    | 1     |

### Notes for single-ended clocks:

- Guaranteed by design and characterization, not 100% tested in production.
- Clock Frequency specifications are guaranteed assuming that REF is at 25MHz
- At default SMBus settings
- Measured between 20% and 80% of OVDD
- This is the frequency error with respect to the crystal frequency.
- Measured at the rising and/or falling edge at  $OVDD/2 V$ .
- Phase noise is calculated as the FFT of the TIE jitter.
- Slew rate is measured from  $\pm 0.3\Delta V_{AC}$  at the center of peak to peak voltage at the clock input.

## General SMBus Serial Interface Information for IDT6V49205A

### How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N+X-1**
- IDT clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

| Index Block Write Operation     |           |                      |
|---------------------------------|-----------|----------------------|
| Controller (Host)               |           | IDT (Slave/Receiver) |
| T                               | starT bit |                      |
| Slave Address D2 <sub>(H)</sub> |           |                      |
| WR                              | WRite     |                      |
|                                 |           | ACK                  |
| Beginning Byte = N              |           |                      |
|                                 |           | ACK                  |
| Data Byte Count = X             |           |                      |
|                                 |           | ACK                  |
| Beginning Byte N                | X Byte    |                      |
|                                 |           | ACK                  |
| O                               |           | O                    |
| O                               |           | O                    |
| O                               |           | O                    |
| Byte N + X - 1                  |           |                      |
|                                 |           | ACK                  |
| P                               | stoP bit  |                      |

**Note: I2C compatible.** Native mode is SMBus Block mode protocol. To use I2C Byte mode set the 2<sup>7</sup> bit in the command Byte. No Byte count is used.

### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will **acknowledge**
- IDT clock will send the data byte count = X
- IDT clock sends **Byte N+X-1**
- IDT clock sends **Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation      |                 |                      |
|---------------------------------|-----------------|----------------------|
| Controller (Host)               |                 | IDT (Slave/Receiver) |
| T                               | starT bit       |                      |
| Slave Address D2 <sub>(H)</sub> |                 |                      |
| WR                              | WRite           |                      |
|                                 |                 | ACK                  |
| Beginning Byte = N              |                 |                      |
|                                 |                 | ACK                  |
| RT                              | Repeat starT    |                      |
| Slave Address D3 <sub>(H)</sub> |                 |                      |
| RD                              | ReaD            |                      |
|                                 |                 | ACK                  |
|                                 |                 | Data Byte Count=X    |
| ACK                             |                 |                      |
|                                 |                 | Beginning Byte N     |
| ACK                             |                 |                      |
| O                               |                 | O                    |
| O                               |                 | O                    |
| O                               |                 | O                    |
| O                               |                 |                      |
|                                 |                 | Byte N + X - 1       |
| N                               | Not acknowledge |                      |
| P                               | stoP bit        |                      |

**Byte 0 Frequency and Spread Select Register**

| Bit | Name     | Description                               | Type | 0                                            | 1              | Default |
|-----|----------|-------------------------------------------|------|----------------------------------------------|----------------|---------|
| 7   | SS4      | Sys_CCB and DDRCLK Spread Selection Table | RW   | See Table 2: Sys_CCB and DDRCLK Spread Table |                | 0       |
| 6   | SS3      |                                           | RW   |                                              |                | 0       |
| 5   | SS2      |                                           | RW   |                                              |                | 0       |
| 4   | SS1      | PCIE Spread Selection Table               | RW   | See Table 1: PCIE Spread Table               |                | 0       |
| 3   | SS0      |                                           | RW   |                                              |                | 0       |
| 2   | REF_5_EN | Output enable for REF_5                   | RW   | Output Disabled                              | Output Enabled | 1       |
| 1   | REF_4_EN | Output enable for REF_4                   | RW   | Output Disabled                              | Output Enabled | 1       |
| 0   | REF_3_EN | Output enable for REF_5                   | RW   | Output Disabled                              | Output Enabled | 1       |

**Byte 1 Output Enable Register**

| Bit | Name         | Description                 | Type | 0               | 1              | Default |
|-----|--------------|-----------------------------|------|-----------------|----------------|---------|
| 7   | REF_2_EN     | Output enable for REF_2     | RW   | Output Disabled | Output Enabled | 1       |
| 6   | REF_1_EN     | Output enable for REF_1     | RW   | Output Disabled | Output Enabled | 1       |
| 5   | REF_0_EN     | Output enable for REF_0     | RW   | Output Disabled | Output Enabled | 1       |
| 4   | USB_CLK1_EN  | Output enable for USB_CLK1  | RW   | Output Disabled | Output Enabled | 1       |
| 3   | USB_CLK2_EN  | Output enable for USB_CLK2  | RW   | Output Disabled | Output Enabled | 1       |
| 2   | CK2.048_0_EN | Output enable for CK2.048_0 | RW   | Output Disabled | Output Enabled | 1       |
| 1   | CK2.048_1_EN | Output enable for CK2.048_1 | RW   | Output Disabled | Output Enabled | 1       |
| 0   | DDRCLK_EN    | Output enable for DDRCLK    | RW   | Output Disabled | Output Enabled | 1       |

**Byte 2 Output Enable Register**

| Bit | Name       | Description               | Type | 0               | 1              | Default |
|-----|------------|---------------------------|------|-----------------|----------------|---------|
| 7   | Sys_CCB_EN | Output enable for Sys_CCB | RW   | Output Disabled | Output Enabled | 1       |
| 6   | PCle5_EN   | Output enable for PCle5   | RW   | Output Disabled | Output Enabled | 1       |
| 5   | PCle4_EN   | Output enable for PCle4   | RW   | Output Disabled | Output Enabled | 1       |
| 4   | PCle3_EN   | Output enable for PCle3   | RW   | Output Disabled | Output Enabled | 1       |
| 3   | PCle2_EN   | Output enable for PCle2   | RW   | Output Disabled | Output Enabled | 1       |
| 2   | PCle1_EN   | Output enable for PCle1   | RW   | Output Disabled | Output Enabled | 1       |
| 1   | PCle0_EN   | Output enable for PCle0   | RW   | Output Disabled | Output Enabled | 1       |
| 0   | 125M_EN    | Output enable for 125M    | RW   | Output Disabled | Output Enabled | 1       |

**Byte 3 Slew Rate Control Register**

| Bit | Name          | Description                               | Type | 0                             | 1 | Default |
|-----|---------------|-------------------------------------------|------|-------------------------------|---|---------|
| 7   | USB1_SLEW1    | USB_CLK1 Slew Rate Control                | RW   | See USB Electrical Tables     |   | 0       |
| 6   | USB1_SLEW0    |                                           | RW   |                               |   | 1       |
| 5   | USB2_SLEW1    | USB_CLK2 Slew Rate Control                | RW   | See USB Electrical Tables     |   | 0       |
| 4   | USB2_SLEW0    |                                           | RW   |                               |   | 1       |
| 3   | CK2.048_SLEW1 | CK2.048_0 and CK2.048_1 Slew Rate Control | RW   | See CK2.048 Electrical Tables |   | 1       |
| 2   | CK2.048_SLEW0 |                                           | RW   |                               |   | 1       |
| 1   | Sys_CCB_SLEW1 | Sys_CCB Slew Rate Control                 | RW   | See Sys_CCB Electrical Tables |   | 0       |
| 0   | Sys_CCB_SLEW0 |                                           | RW   |                               |   | 1       |

**Byte 4 Slew Rate Control Register**

| Bit | Name      | Description                     | Type | 0                                        | 1     | Default |
|-----|-----------|---------------------------------|------|------------------------------------------|-------|---------|
| 7   | 66M_Slew1 | 66MCLK Slew Rate Control        | RW   | See 66M Electrical Tables                |       | 0       |
| 6   | 66M_Slew0 |                                 | RW   |                                          |       | 1       |
| 5   | Reserved  |                                 |      |                                          |       | 0       |
| 4   | Reserved  |                                 |      |                                          |       | 1       |
| 3   | FS1       | Sys_CCB Frequency Select Latch  | RW   | See Table 3: Sys_CCB Frequency Selection |       | Latch   |
| 2   | FS0       |                                 | RW   |                                          |       | Latch   |
| 1   | USB1_fSel | USB_CLK1 Clock Frequency Select | RW   | 12MHz                                    | 24MHz | 0       |
| 0   | USB2_fSel | USB_CLK2 Clock Frequency Select | RW   | 12MHz                                    | 24MHz | 1       |

**Byte 5 is Reserved**

**Byte 6 PCI Express Amplitude Control Register**

| Bit | Name            | Description                   | Type | 0                                          | 1      | Default |
|-----|-----------------|-------------------------------|------|--------------------------------------------|--------|---------|
| 7   | PCIE_AMP1       | PCI Express Amplitude Control | RW   | See Table 4 PCIe Amplitude Selection Table |        | 0       |
| 6   | PCIE_AMP0       |                               | RW   |                                            |        | 1       |
| 5   | Reserved        | Reserved                      | R    | -                                          | -      | 1       |
| 4   | SELPCIE125#_100 | PCI Express latch select      | R    | 125MHz                                     | 100MHz | latch   |
| 3   | Reserved        | Reserved                      | RW   | -                                          | -      | 0       |
| 2   | Reserved        | Reserved                      | RW   | -                                          | -      | 1       |
| 1   | Reserved        | Reserved                      | RW   | -                                          | -      | 0       |
| 0   | Reserved        | Reserved                      | RW   | -                                          | -      | 1       |

**Byte 7 Revision and Vendor ID Register**

| Bit | Name      | Description | Type | 0 | 1 | Default |
|-----|-----------|-------------|------|---|---|---------|
| 7   | REV ID    | Revision ID | R    | - | - | 0       |
| 6   | REV ID    |             | R    | - | - | 0       |
| 5   | REV ID    |             | R    | - | - | 0       |
| 4   | REV ID    |             | R    | - | - | 0       |
| 3   | Vendor ID | Vendor ID   | R    | - | - | 0       |
| 2   | Vendor ID |             | R    | - | - | 0       |
| 1   | Vendor ID |             | R    | - | - | 0       |
| 0   | Vendor ID |             | R    | - | - | 1       |



**Byte 8 Byte Count Register**

| Bit | Name | Description                   | Type | 0                                                                         | 1 | Default |
|-----|------|-------------------------------|------|---------------------------------------------------------------------------|---|---------|
| 7   | BC7  | Byte Count Programming b(7:0) | RW   | Writing to this register will configure how many bytes will be read back. |   | 0       |
| 6   | BC6  |                               | RW   |                                                                           |   | 0       |
| 5   | BC5  |                               | RW   |                                                                           |   | 0       |
| 4   | BC4  |                               | RW   |                                                                           |   | 0       |
| 3   | BC3  |                               | RW   |                                                                           |   | 0       |
| 2   | BC2  |                               | RW   |                                                                           |   | 1       |
| 1   | BC1  |                               | RW   |                                                                           |   | 0       |
| 0   | BC0  |                               | RW   |                                                                           |   | 1       |

**Recommended Crystal Characteristics**

| PARAMETER                                                        | VALUE       | UNITS   | NOTES |
|------------------------------------------------------------------|-------------|---------|-------|
| Frequency                                                        | 25          | MHz     | 1     |
| Resonance Mode                                                   | Fundamental | -       | 1     |
| Frequency Tolerance @ 25°C                                       | ±20         | PPM Max | 1     |
| Frequency Stability, ref @ 25°C Over Operating Temperature Range | ±20         | PPM Max | 1     |
| Temperature Range (commercial)                                   | 0~70        | °C      | 1     |
| Temperature Range (industrial)                                   | -40~85      | °C      | 1     |
| Equivalent Series Resistance (ESR)                               | 50          | Ω Max   | 1     |
| Shunt Capacitance (C <sub>0</sub> )                              | 7           | pF Max  | 1     |
| Load Capacitance (C <sub>L</sub> )                               | 8           | pF Max  | 1     |
| Drive Level                                                      | 0.3         | mW Max  | 1     |
| Aging per year                                                   | ±5          | PPM Max | 1     |

### Test Loads



Differential Test Load, Zo = 100ohm, L = 5 inches

### Thermal Characteristics (48-TSSOP) PAG48

| PARAMETER          | SYMBOL         | CONDITIONS                      | PKG   | TYP VALUE | UNITS | NOTES |
|--------------------|----------------|---------------------------------|-------|-----------|-------|-------|
| Thermal Resistance | $\theta_{JC}$  | Junction to Case                | PAG48 | 28        | °C/W  | 1     |
|                    | $\theta_{Jb}$  | Junction to Base                |       | 42        | °C/W  | 1     |
|                    | $\theta_{JA0}$ | Junction to Air, still air      |       | 62        | °C/W  | 1     |
|                    | $\theta_{JA1}$ | Junction to Air, 1 m/s air flow |       | 54        | °C/W  | 1     |
|                    | $\theta_{JA3}$ | Junction to Air, 3 m/s air flow |       | 51        | °C/W  | 1     |

### Marking Diagrams




Notes:

1. '\$' is the mark code.
2. YYWW is the last two digits of the year, and the week number that the part was assembled.
3. "G" after the two-letter package code denotes Pb free package.
4. "I" denotes industrial temperature range.
5. Bottom marking: country of origin if not USA.


## Package Outline and Package Dimensions (PAG48, 48-pin TSSOP, 6.10 mm Body, 0.50 Pitch)

Package dimensions are kept current with JEDEC Publication No. 95



| Symbol   | Millimeters |       | Inches*     |       |
|----------|-------------|-------|-------------|-------|
|          | Min         | Max   | Min         | Max   |
| A        | --          | 1.20  | --          | 0.047 |
| A1       | 0.05        | 0.15  | 0.002       | 0.006 |
| A2       | 0.80        | 1.05  | 0.032       | 0.041 |
| b        | 0.17        | 0.27  | 0.007       | 0.011 |
| c        | 0.09        | 0.20  | 0.0035      | 0.008 |
| D        | 12.40       | 12.60 | 0.488       | 0.496 |
| E        | 8.10 BASIC  |       | 0.319 BASIC |       |
| E1       | 6.00        | 6.20  | 0.236       | 0.244 |
| e        | 0.50 Basic  |       | 0.020 Basic |       |
| L        | 0.45        | 0.75  | 0.018       | 0.030 |
| $\alpha$ | 0°          | 8°    | 0°          | 8°    |
| aaa      | --          | 0.10  | --          | 0.004 |

\*For reference only. Controlling dimensions in mm.



## Ordering Information

| Part / Order Number | Marking     | Shipping Packaging | Package      | Temperature  |
|---------------------|-------------|--------------------|--------------|--------------|
| 6V49205APAGI        | see page 12 | Tubes              | 48-pin TSSOP | -40 to +85°C |
| 6V49205APAGI8       |             | Tape and Reel      | 48-pin TSSOP | -40 to +85°C |
| 6V49205APAG         | see page 12 | Tubes              | 48-pin TSSOP | 0 to +70°C   |
| 6V49205APAG8        |             | Tape and Reel      | 48-pin TSSOP | 0 to +70°C   |

“G” after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

For an NLG I-temp device, see the [6V49205B](#).

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## Revision History

| Rev. | Issue Date | Issuer           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Page #  |
|------|------------|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| L    | 12/12/2013 | R. Wade          | <ol style="list-style-type: none"> <li>1. Extensive overhaul of Electrical tables to more closely align with Freescale published specifications.</li> <li>2. Updated electrical tables with characterization data.</li> <li>3. Clarified SMBus registers for Slew Rate Controls</li> <li>4. Moved electrical tables in front of SMBus for consistency with other data sheets.</li> <li>5. Updated Thermal Data and added test loads for clarity.</li> <li>6. Updated front page text</li> <li>7. Minor updates to pin names (mainly power and ground) for consistency and clarity</li> </ol> | Various |
| L    | 1/9/2014   | J. Tajnai        | Table 2: Sys_CCB and DDR Spread Table; 100~111 marked as Reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 4       |
| M    | 2/12/2014  | D. Christenberry | Added 48-pin VFQFPN package, diagrams, and references                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Various |
| N    | 3/24/2015  | RDW              | Updated ordering information to remove I-temp NLG package, and to add commercial PAG and NLG packages                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 14      |
| P    | 5/11/2016  | RDW              | <ol style="list-style-type: none"> <li>1. Correct PCIeT_LRn and PCIeC_LRn to be PCIeT_Ln and PCIeC_Ln to indicate that the Rs for the PCIe outputs is outside the part and to correct the pin description accordingly. The test loads for the device are correct.</li> <li>2. Update block diagram PCIe pin names to be consistent.</li> </ol>                                                                                                                                                                                                                                               | 1-3     |
| Q    | 11/22/2016 | RDW              | <ol style="list-style-type: none"> <li>1. Undo Revision P</li> <li>2. PCIe outputs have integrated terminations for 100ohm differential Zo.</li> <li>3. Update Test Loads</li> <li>4. Update Features/Benefits</li> </ol>                                                                                                                                                                                                                                                                                                                                                                    | 1-3, 12 |

**IDT6V49205A**

**FREESCALE P10XX AND P20XX SYSTEM CLOCK W/66.66M DDR CLOCK**

**Innovate with IDT and accelerate your future networks. Contact:**

**www.IDT.com**

**For Sales**

[www.idt.com/go/sales](http://www.idt.com/go/sales)

**For Tech Support**

[www.idt.com/go/support](http://www.idt.com/go/support)

---

**Corporate Headquarters**

Integrated Device Technology, Inc.

[www.idt.com](http://www.idt.com)

