阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



DATASHEET

General Description

The 9ZXL1231 meets the demanding requirements of the Intel DB1200ZL specification, including the critical low-drift requirements of Intel CPUs.

Recommended Application

Buffer for Romley, Grantley and Purley Servers, solid state storage and PCIe

Output Features

• 12 - Low-Power (LP) HCSL output pairs


Key Specifications

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <50 ps
- Input-to-output delay variation <50ps
- PCle Gen3 phase jitter <1.0ps RMS
- Phase jitter: QPI/UPI >=9.6GB/s <0.2ps rms

Features/Benefits

- Low-power push-pull HCSL outputs; eliminate 24 resistors, save 41mm² of area
- Pin compatible to 9ZX21201; easy path to >50% power savings
- Space-saving 64 VFQFPN package
- Fixed feedback path for 0ps input-to-output delay
- 9 Selectable SMBus Addresses; multiple devices can share the same SMBus Segment
- 12 OE# pins; hardware control of each output
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible; tracks spreading input clock for low FMI


Block Diagram



1



Pin Configuration



9x9mm 64-pin VFQFPN

Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldowm

Power Management Table

| | | | | PLL STATE IF NOT IN |
|-------------|------------|--------|------------|------------------------|
| | DIF_IN/ | SMBus | DIF(11:0)/ | BYPASS |
| CKPWRGD_PD# | DIF_IN# | EN bit | DIF(11:0)# | MODE |
| 0 | Х | Х | Low/Low | OFF |
| 1 | Running | 0 | Low/Low | ON |
| • | nullilling | 1 | Runnina | ON |

Functionality at Power-up (PLL mode)

| 100M_133M# | DIF_IN MHz | DIF(11:0) |
|------------|---------------|-----------|
| 1 | 100.00 | DIF_IN |
| 0 | 133.33 | DIF_IN |

Power Connections

| | Pin Number | | | | | | | |
|----------|-------------|----------------|--------------|--|--|--|--|--|
| VDD | VDDIO | GND | Description | | | | | |
| 1 | | 2 | Analog PLL | | | | | |
| 8 | | 7 | Analog Input | | | | | |
| 24,40,57 | 25,32,49,56 | 23,33,41,48,58 | DIF clocks | | | | | |



PLL Operating Mode Readback Table

| HiBW_BypM_LoBW# | Byte0, bit 7 | Byte 0, bit 6 |
|-----------------|--------------|---------------|
| Low (Low BW) | 0 | 0 |
| Mid (Bypass) | 0 | 1 |
| High (High BW) | 1 | 1 |

PLL Operating Mode

| HiBW_BypM_LoBW# | MODE |
|-----------------|-----------|
| Low | PLL Lo BW |
| Mid | Bypass |
| High | PLL Hi BW |

NOTE: PLL is OFF in Bypass Mode

9ZXL1231 SMBus Addressing

| Pi | n | |
|------------|------------|---------------|
| SMB_A1_tri | SMB_A0_tri | SMBus Address |
| 0 | 0 | D8 |
| 0 | М | DA |
| 0 | 1 | DE |
| М | 0 | C2 |
| М | М | C4 |
| М | 1 | C6 |
| 1 | 0 | CA |
| 1 | М | CC |
| 1 | 1 | CE |



Pin Descriptions

| PIN# | PIN NAME | TYPE | DESCRIPTION |
|----------|------------------|------------|---|
| 1 | VDDA | PWR | Power for the PLL core. |
| 2 | GNDA | GND | Ground pin for the PLL core. |
| 3 | NC | N/A | No Connection. |
| 4 | | | 3.3V Input to select operating frequency. |
| 4 | 100M_133M# | IN | See Functionality Table for Definition |
| - | LIIDM DVDM LODM# | IN | Trilevel input to select High BW, Bypass or Low BW mode. |
| 5 | HIBW_BYPM_LOBW# | IIN | See PLL Operating Mode Table for Details. |
| 6 | CKPWRGD_PD# | IN | 3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down |
| | ORI WIIGD_I D# | 111 | Mode on subsequent assertions. Low enters Power Down Mode. |
| 7 | GND | GND | Ground pin. |
| 8 | VDDR | PWR | 3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and |
| | | | filtered appropriately. |
| 9 | DIF_IN | IN | HCSL True input |
| 10 | DIF_IN# | IN | HCSL Complementary Input |
| 11 | SMB_A0_tri | IN | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 |
| | | 1/0 | SMBus Addresses. |
| 12 | SMBDAT | I/O | Data pin of SMBUS circuitry, 5V tolerant |
| 13 | SMBCLK | IN | Clock pin of SMBUS circuitry, 5V tolerant |
| 14 | SMB_A1_tri | IN | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 |
| - | | | SMBus Addresses. Complementary half of differential feedback output, provides feedback signal to the PLL for |
| 15 | DEP OUT NO# | OUT | synchronization with input clock to eliminate phase error. This pin should NOT be connected on the circuit |
| 15 | DFB_OUT_NC# | OUT | board, the feedback is internal to the package. |
| | | | True half of differential feedback output, provides feedback signal to the PLL for synchronization with the |
| 16 | DFB_OUT_NC | OUT | input clock to eliminate phase error. This pin should NOT be connected on the circuit board, the feedback |
| 10 | DI B_001_N0 | 001 | is internal to the package. |
| 17 | DIF_0 | OUT | HCSL true clock output |
| 18 | DIF_0# | OUT | HCSL Complementary clock output |
| | | | Active low input for enabling DIF pair 0. This pin has an internal pull-down. |
| 19 | vOE0# | IN | 1 =disable outputs, 0 = enable outputs |
| -00 | 054# | INI | Active low input for enabling DIF pair 1. This pin has an internal pull-down. |
| 20 | vOE1# | IN | 1 =disable outputs, 0 = enable outputs |
| 21 | DIF_1 | OUT | HCSL true clock output |
| 22 | DIF_1# | OUT | HCSL Complementary clock output |
| 23 | GND | GND | Ground pin. |
| 24 | VDD | PWR | Power supply, nominal 3.3V |
| 25 | VDDIO | PWR | Power supply for differential outputs |
| | DIF_2 | | HCSL true clock output |
| 27 | DIF_2# | OUT | HCSL Complementary clock output |
| 28 | vOE2# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. |
| | _ | | 1 =disable outputs, 0 = enable outputs |
| 29 | vOE3# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. |
| | DIE 0 | OUT | 1 =disable outputs, 0 = enable outputs |
| 30 | DIF_3 | OUT | HCSL true clock output |
| 31 | DIF_3# | OUT | HCSL Complementary clock output |
| 32 | VDDIO | PWR GND | Power supply for differential outputs |
| 33 | GND DIF_4 | | Ground pin. HCSL true clock output |
| 34 35 | DIF_4# | OUT | HCSL Complementary clock output |
| - 33 | | | Active low input for enabling DIF pair 4. This pin has an internal pull-down. |
| 36 | vOE4# | IN | 1 =disable outputs, 0 = enable outputs |
| | | | Active low input for enabling DIF pair 5. This pin has an internal pull-down. |
| 37 | vOE5# | IN | 1 =disable outputs, 0 = enable outputs |
| | 1 | | |



Pin Descriptions (cont.)

| PIN# | PIN NAME | TYPE | DESCRIPTION |
|------|----------|------|--|
| 38 | DIF_5 | OUT | HCSL true clock output |
| 39 | DIF_5# | OUT | HCSL Complementary clock output |
| 40 | VDD | PWR | Power supply, nominal 3.3V |
| 41 | GND | GND | Ground pin. |
| 42 | DIF_6 | OUT | HCSL true clock output |
| 43 | DIF_6# | OUT | HCSL Complementary clock output |
| 44 | vOE6# | IN | Active low input for enabling DIF pair 6. This pin has an internal pull-down. |
| 44 | VOE0# | IIN | 1 =disable outputs, 0 = enable outputs |
| 45 | vOE7# | IN | Active low input for enabling DIF pair 7. This pin has an internal pull-down. |
| 45 | VOE7# | III | 1 =disable outputs, 0 = enable outputs |
| 46 | DIF_7 | OUT | HCSL true clock output |
| 47 | DIF_7# | OUT | HCSL Complementary clock output |
| 48 | GND | GND | Ground pin. |
| 49 | VDDIO | PWR | Power supply for differential outputs |
| 50 | DIF_8 | OUT | HCSL true clock output |
| 51 | DIF_8# | OUT | HCSL Complementary clock output |
| 50 | vOE8# | INI | Active low input for enabling DIF pair 8. This pin has an internal pull-down. |
| 52 | | IN | 1 =disable outputs, 0 = enable outputs |
| 53 | 050# | IN | Active low input for enabling DIF pair 9. This pin has an internal pull-down. |
| 53 | vOE9# | IIN | 1 =disable outputs, 0 = enable outputs |
| 54 | DIF_9 | OUT | HCSL true clock output |
| 55 | DIF_9# | OUT | HCSL Complementary clock output |
| 56 | VDDIO | PWR | Power supply for differential outputs |
| 57 | VDD | PWR | Power supply, nominal 3.3V |
| 58 | GND | GND | Ground pin. |
| 59 | DIF_10 | OUT | HCSL true clock output |
| 60 | DIF_10# | OUT | HCSL Complementary clock output |
| 61 | ··OE10# | IN | Active low input for enabling DIF pair 10. This pin has an internal pull-down. |
| 61 | vOE10# | IIN | 1 =disable outputs, 0 = enable outputs |
| | | INI | Active low input for enabling DIF pair 11. This pin has an internal pull-down. |
| 62 | vOE11# | IN | 1 =disable outputs, 0 = enable outputs |
| 63 | DIF_11 | OUT | HCSL true clock output |
| 64 | DIF_11# | OUT | HCSL Complementary clock output |
| | epad | GND | Connect epad to Ground |

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1231. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|----------------------|--------------------|----------------------------|---------|-----|----------------------|-------|-------|
| Supply Voltage | VDDx | | | | 4.6 | V | 1,2 |
| Input Low Voltage | V_{IL} | | GND-0.5 | | | V | 1 |
| Input High Voltage | V_{IH} | Except for SMBus interface | | | V _{DD} +0.5 | V | 1,3 |
| Input High Voltage | V _{IHSMB} | SMBus clock and data pins | | | 5.5 | V | 1 |
| Storage Temperature | Ts | | -65 | | 150 | °C | 1 |
| Junction Temperature | Tj | | | | 125 | °C | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 | • | | V | 1 |

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 4.6V.



Electrical Characteristics-SMBus

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| THE COM HED | | , , , , , , , , , , , , , , , , , , , | | | | | |
|------------------------------|---------------------|---|-----|-----|-------------|-------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| SMBus Input Low Voltage | V _{ILSMB} | | | | 0.8 | V | |
| SMBus Input High Voltage | V_{IHSMB} | | 2.1 | | V_{DDSMB} | V | |
| SMBus Output Low Voltage | V_{OLSMB} | @ I _{PULLUP} | | | 0.4 | V | |
| SMBus Sink Current | I _{PULLUP} | @ V _{OL} | 4 | | | mA | |
| Nominal Bus Voltage | V_{DDSMB} | | 2.7 | | 3.6 | V | 1 |
| SCLK/SDATA Rise Time | t _{RSMB} | (Max VIL - 0.15) to (Min VIH + 0.15) | | | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | t _{FSMB} | (Min VIH + 0.15) to (Max VIL - 0.15) | | | 300 | ns | 1 |
| SMBus Operating Frequency | f _{MAXSMB} | Maximum SMBus operating frequency | | | 400 | kHz | 5 |

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF_IN Clock Input Parameters

 $T_A = T_{COM}$; Supply Voltage $V_{DD} = 3.3 \text{ V } +/-5\%$, VDD_IO = 1.05 to 3.3V +/-5%

| $A = 1_{COM}$, Supply Voltage $V_{DD} = 3.3 V + 7.5\%$, $V_{DD} = 1.03 to 3.3 V + 7.5\%$ | | | | | | | |
|--|--------------------|--|-----------------------|-----|------|-------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Input High Voltage - DIF_IN | V _{IHDIF} | Differential inputs (single-ended measurement) | 600 | 800 | 1150 | mV | 1 |
| Input Low Voltage - DIF_IN | V_{ILDIF} | Differential inputs (single-ended measurement) | V _{SS} - 300 | 0 | 300 | mV | 1 |
| Input Common Mode Voltage - DIF_IN | V _{COM} | Common Mode Input Voltage | 300 | | 1000 | mV | 1 |
| Input Amplitude - DIF_IN | V _{SWING} | Peak to Peak value (single-ended measurement) | 300 | | 1450 | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 | | 8 | V/ns | 1,2 |
| Input Leakage Current | I _{IN} | $V_{IN} = V_{DD}$, $V_{IN} = GND$ | -5 | | 5 | uA | 1 |
| Input Duty Cycle | d_{tin} | Measurement from differential wavefrom | 45 | | 55 | % | 1 |
| Input Jitter - Cycle to Cycle | J_{DIFIn} | Differential Measurement | 0 | | 125 | ps | 1 |

¹ Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input

⁵The differential input clock must be running for the SMBus to be active

²Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Output Parameters

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------------------|------------------------|---|-----------|--------|-----------------------|--|-------|
| Supply Voltage | VDDx | Supply voltage, except VDDIO | 3.135 | 3.3 | 3.465 | V | |
| Output Supply Voltage | VDDIO | Supply voltage for DIF outputs, if present | 0.95 | 1.05 | 3.465 | V | |
| Ambient Operating | _ | Commmercial range (T _{COM}) | 0 | | 70 | °C | |
| Temperature | T _{AMB} | Industrial range (T _{IND}) | -40 | | 85 | °C | |
| Input High Voltage | V _{IH} | Single-ended inputs, except SMBus, tri-level inputs | 2 | | V _{DD} + 0.3 | V | |
| Input Low Voltage | V _{IL} | Single-ended inputs, except SMBus, tri-level inputs | GND - 0.3 | | 0.8 | V | |
| Input High Voltage | V_{IHTRI} | Tri-Level Inputs | 2.2 | | $V_{DD} + 0.3$ | V | |
| Input Mid Voltage | V_{IMTRI} | Tri-Level Inputs | 1.2 | VDD/2 | 1.8 | ٧ | |
| Input Low Voltage | V_{ILTRI} | Tri-Level Inputs | GND - 0.3 | | 0.8 | V | |
| | I _{IN} | Single-ended inputs, V _{IN} = GND, V _{IN} = VDD | -5 | | 5 | V 3 V V V uA uA MHz MHz MHz MHz nH pF pF 1 | |
| Input Current | I _{INP} | $\begin{aligned} & \text{Single-ended inputs} \\ & V_{\text{IN}} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ & V_{\text{IN}} = \text{VDD}; \text{ Inputs with internal pull-down resistors} \end{aligned}$ | -200 | | 200 | uA | |
| | F_{ibyp} | $V_{DD} = 3.3 \text{ V}$, Bypass mode | 33 | | 150 | MHz | |
| Input Frequency | F_{ipII} | $V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$ | 90 | 100.00 | 110 | MHz | |
| | F_{ipII} | $V_{DD} = 3.3 \text{ V}, 133.33 \text{MHz PLL mode}$ | 120 | 133.33 | 147 | MHz | |
| Pin Inductance | L_{pin} | | | | 7 | nΗ | 1 |
| | C_{IN} | Logic Inputs, except DIF_IN | 1.5 | | 5 | рF | 1 |
| Capacitance | C _{INDIF_IN} | DIF_IN differential clock inputs | 1.5 | | 2.7 | pF | 1,4 |
| | C _{OUT} | Output pin capacitance | | | 6 | рF | 1 |
| Clk Stabilization | T _{STAB} | From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock | | 0.18 | 1.8 | ms | 1,2 |
| Input SS Modulation Frequency PCIe | f _{MODINPCle} | Allowable Frequency for PCIe Applications (Triangular Modulation) | 30 | | 33 | kHz | |
| OE# Latency | t _{LATOE#} | DIF start after OE# assertion DIF stop after OE# deassertion | 4 | | 10 | clocks | 1,2,3 |
| Tdrive_PD# | t _{DRVPD} | DIF output enable after PD# de-assertion | | | 300 | us | 1,3 |
| Tfall | t _F | Fall time of control inputs | | | 5 | ns | 2 |
| Trise | t _R | Rise time of control inputs | | | 5 | ns | 2 |

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

⁴DIF_IN input



Electrical Characteristics-DIF Low Power HCSL Outputs

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| 7 TIVIE CONT 11 TE | , , , | <u> </u> | | | | | |
|------------------------|------------|---|------|------|------|-------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Slew rate | dV/dt | $T_{AMB} = T_{COM}$, Scope averaging on | | 3.3 | 4 | V/ns | 1,2,3 |
| Siew late | uv/ut | $T_{AMB} = T_{IND}$ Scope averaging on | 1.5 | 3.1 | 4.5 | V/ns | 1,2,3 |
| Slew rate matching | ∆dV/dt | Slew rate matching, Scope averaging on | | 7 | 20 | % | 1,2,4 |
| Voltage High | VHigh | Statistical measurement on single-ended signal using oscilloscope math function. (Scope | | 778 | 850 | mV | |
| Voltage Low | VLow | averaging on) | -150 | 0 | 150 | IIIV | |
| Max Voltage | Vmax | Measurement on single ended signal using | | 868 | 1150 | mV | |
| Min Voltage | Vmin | absolute value. (Scope averaging off) -300 -64 | | IIIV | | | |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 430 | 550 | mV | 1,5 |
| Crossing Voltage (var) | ∆-Vcross | Scope averaging off | | 17 | 140 | mV | 1,6 |

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

 $T_{AMB} = T_{COM}$ or T_{IND} , unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|-------------------|--------------------------------------|-----|------|-----|-------|-------|
| | 1 | VDDA, PLL Mode@100MHz | | 18 | 20 | mA | 1 |
| 0 | IDDA | VDDA, PLL Bypass Mode@100MHz | | 6 | 10 | mA | 1 |
| Operating Supply Current | I _{DD} | All other VDD pins | | 16 | 25 | mA | |
| | I _{DDIO} | VDDIO for DIF outputs, if applicable | | 91 | 110 | mA | |
| | 1 | VDDA, PLL Mode@100MHz | | 3 | 5 | mA | 1 |
| Davies Davis Comment | I _{DDA} | VDDA, PLL Bypass Mode@100MHz | | 3 | 5 | mA | 1 |
| Power Down Current | I _{DD} | All other VDD pins | | 0.01 | 1 | mA | |
| | I _{DDIO} | VDDIO for DIF outputs, if applicable | | 0.01 | 0.3 | mA | |

^{1.} Includes VDDR if applicable

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.



Electrical Characteristics-Skew and Differential Jitter Parameters

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|----------------------------|------------------------|--|------|------|-----|-------|-----------|
| CLK_IN, DIF[x:0] | t _{SPO_PLL} | Input-to-Output Skew in PLL mode @ nominal temperature and voltage | -100 | -60 | 100 | ps | 1,2,4,5,8 |
| CLK_IN, DIF[x:0] | t _{PD_BYP} | Input-to-Output Skew in Bypass mode @ nominal temperature and voltage | 2.5 | 3.6 | 4.5 | ns | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | t _{DSPO_PLL} | Input-to-Output Skew Varation in PLL mode across voltage and temperature | -50 | 0 | 50 | ps | 1,2,3,5,8 |
| CLK IN DIETA-01 | t | Input-to-Output Skew Varation in Bypass mode $T_{AMB} = T_{COM}$ | -250 | | 250 | ps | 1,2,3,5,8 |
| CLK_IN, DIF[x:0] | t _{DSPO_BYP} | Input-to-Output Skew Varation in Bypass mode $T_{AMB} = T_{IND}$ | -350 | | 350 | ps | 1,2,3,5,8 |
| DIF{x:0] | t _{SKEW_ALL} | Output-to-Output Skew across all outputs @100MHz, T _{AMB} = T _{COM} | | 30 | 50 | ps | 1,2,3,8 |
| Dii (x.oj | | Output-to-Output Skew across all outputs @ 100MHz, T _{AMB} = T _{IND} | | 30 | 65 | ps | 1,2,3,8 |
| PLL Jitter Peaking | j _{peak-hibw} | LOBW#_BYPASS_HIBW = 1 | 0 | 1.2 | 2.5 | dB | 7,8 |
| PLL Jitter Peaking | jpeak-lobw | LOBW#_BYPASS_HIBW = 0 | 0 | 0.8 | 2 | dB | 7,8 |
| PLL Bandwidth | pll _{HIBW} | LOBW#_BYPASS_HIBW = 1 | 2 | 3 | 4 | MHz | 8,9 |
| PLL Bandwidth | pll _{LOBW} | LOBW#_BYPASS_HIBW = 0 | 0.7 | 1.1 | 1.4 | MHz | 8,9 |
| Duty Cycle | t _{DC} | Measured differentially, PLL Mode | 45 | 50 | 55 | % | 1 |
| Duty Cycle Distortion | t _{DCD} | Measured differentially, Bypass Mode @100MHz | -1.5 | -0.6 | 0 | % | 1,10 |
| Jitter, Cycle to cycle | t. | PLL mode | | 34 | 50 | ps | 1,11 |
| Notes for preceding tables | t _{jcyc-cyc} | Additive Jitter in Bypass Mode | | 1 | 5 | ps | 1,11 |

Notes for preceding table:

¹ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device

⁵ Measured with scope averaging on to find mean value.

⁶.t is the period of the input clock

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

⁸ Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3 db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass more

¹¹ Measured from differential waveform



Electrical Characteristics-Phase Jitter Parameters

T_{AMB} = T_{COM} or T_{IND}, unless noted., Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | IND.LIMIT | UNITS | Notes |
|---------------------------------------|--------------------------|--|-----|------|------|-----------|-------------|---------|
| | t _{jphPCleG1} | PCIe Gen 1 | | 34 | 45.1 | 86 | ps (p-p) | 1,2,3 |
| | | PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz | | 1.2 | 1.43 | 3 | ps (rms) | 1,2 |
| | t _{jphPCleG2} | PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) | | 2.2 | 2.63 | 3.1 | ps (rms) | 1,2 |
| Phase Jitter, PLL Mode | t _{jphPCleG3} | PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz) | | 0.5 | 0.59 | 1 | ps (rms) | 1,2,4 |
| | | QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI) | | 0.24 | 0.32 | 0.5 | ps (rms) | 1,4 |
| | t _{jphQPI_} SMI | QPI & SMI (100MHz, 8.0Gb/s, 12UI) | | 0.14 | 0.23 | 0.3 | ps (rms) | 1,4 |
| | | QPI & SMI (100MHz, 9.6Gb/s, 12UI) | | 0.12 | 0.18 | 0.2 | ps (rms) | 1,4 |
| | t _{jphPCleG1} | PCle Gen 1 | | 3.7 | 5.1 | n/a | ps (p-p) | 1,2,3 |
| | | PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz | | 0.1 | 0.2 | n/a | ps (rms) | 1,2,5 |
| | t _{jphPCleG2} | PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) | | 0.4 | 0.5 | n/a | ps (rms) | 1,2,5 |
| Additive Phase Jitter, Bypass mode | t _{jphPCleG3} | PCIe Gen 3 (PLL BW of 2-4 or 2-5 MHz, CDR = 10MHz) | | 0.0 | 0.1 | n/a | ps (rms) | 1,2,4,5 |
| bypass mode | | QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI) | | 0.14 | 0.2 | n/a | ps (rms) | 1,4,5 |
| | t _{jphQPI_} SMI | QPI & SMI (100MHz, 8.0Gb/s, 12UI) | | 0.00 | 0.01 | n/a | ps (rms) | 1,4,5 |
| | | QPI & SMI (100MHz, 9.6Gb/s, 12UI) | | 0.00 | 0.01 | n/a | ps (rms) | 1,4,5 |

¹ Applies to all outputs.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

⁵ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]



Clock Periods-Differential Outputs with Spread Spectrum Disabled

| | | Measurement Window | | | | | | | | |
|---------|------------------------|------------------------------|--------------------------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------------|------------------------------|-------|--|
| | 0 | 1 Clock | 1us | 0.1s | 0.1s | 0.1s | 1us | 1 Clock | | |
| SSC OFF | Center Freq. MHz | -c2c jitter AbsPer Min | -SSC Short-Term Average Min | - ppm Long-Term Average Min | 0 ppm Period Nominal | + ppm Long-Term Average Max | +SSC Short-Term Average Max | +c2c jitter AbsPer Max | Units | |
| DIF | 100.00 | 9.94900 | | 9.99900 | 10.00000 | 10.00100 | | 10.05100 | ns | |
| DIF | 133.33 | 7.44925 | | 7.49925 | 7.50000 | 7.50075 | | 7.55075 | ns | |

Clock Periods-Differential Outputs with Spread Spectrum Enabled


| | | | Measurement Window | | | | | | | | |
|-----|--------------|------------------------------|--------------------------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------------|------------------------------|-------|-------|--|
| | Contor | 1 Clock | 1us | 0.1s | 0.1s | 0.1s | 1us | 1 Clock | | | |
| | Freq. MHz | -c2c jitter AbsPer Min | -SSC Short-Term Average Min | - ppm Long-Term Average Min | 0 ppm Period Nominal | + ppm Long-Term Average Max | +SSC Short-Term Average Max | +c2c jitter AbsPer Max | Units | Notes | |
| DIF | 99.75 | 9.94906 | 9.99906 | 10.02406 | 10.02506 | 10.02607 | 10.05107 | 10.10107 | ns | 1,2,3 | |
| DIF | 133.00 | 7.44930 | 7.49930 | 7.51805 | 7.51880 | 7.51955 | 7.53830 | 7.58830 | ns | 1,2,4 | |

Notes:

Differential Output Terminations

| DIF Zo (Ω) | Rs (Ω) |
|------------|--------|
| 100 | 33 |
| 85 | 27 |

9ZXL Differential Test Loads



¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1231 itself does not contribute to ppm error.

³ Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

⁴ Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode



General SMBus Serial Interface Information for 9ZXL1231

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| | Index Blo | ock \ | Write Operation |
|-----------|-------------|--------|----------------------|
| Contro | ller (Host) | | IDT (Slave/Receiver) |
| Т | starT bit | | |
| Slave | Address | | |
| WR | WRite | | |
| | | | ACK |
| Beginnin | ng Byte = N | | |
| | | | ACK |
| Data Byte | e Count = X |] . | |
| | | | ACK |
| Beginni | ng Byte N |] . | |
| | |] . | ACK |
| 0 | | × | |
| 0 | | X Byte | 0 |
| 0 | | Ф | 0 |
| | |] . | 0 |
| Byte N | N + X - 1 | | |
| | |] . | ACK |
| Р | stoP bit | | |

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| | Index Block F | Read C | peration |
|------|-----------------|----------|----------------------|
| Co | ntroller (Host) | | IDT (Slave/Receiver) |
| Т | starT bit | | |
| SI | ave Address | | |
| WR | WRite | | |
| | | | ACK |
| Begi | nning Byte = N | | |
| | | | ACK |
| RT | Repeat starT | | |
| SI | ave Address | | |
| RD | ReaD | | |
| | | | ACK |
| | | | |
| | | | Data Byte Count=X |
| | ACK | | |
| | | | Beginning Byte N |
| | ACK | | |
| | | <u>e</u> | 0 |
| | 0 | X Byte | 0 |
| | 0 | × | 0 |
| 0 | | | |
| | | | Byte N + X - 1 |
| N | Not acknowledge | | |
| Р | stoP bit | | |



SMBusTable: PLL Mode, and Frequency Select Register

| Byte | 0 Pin # | Name | Control Function | Type | 0 | 1 | Default | |
|-------|---------|------------|------------------------------|------|------------------------|---------------|---------|--|
| Bit 7 | 5 | PLL Mode 1 | PLL Operating Mode Rd back 1 | R | See PLL Op | Latch | | |
| Bit 6 | 5 | PLL Mode 0 | PLL Operating Mode Rd back 0 | R | Readba | Latch | | |
| Bit 5 | | Reserved | | | | | | |
| Bit 4 | | | Reserved | | | | | |
| Bit 3 | | PLL_SW_EN | Enable S/W control of PLL BW | RW | HW Latch | SMBus Control | 0 | |
| Bit 2 | | PLL Mode 1 | PLL Operating Mode 1 | RW | See PLL Operating Mode | | 1 | |
| Bit 1 | | PLL Mode 0 | PLL Operating Mode 1 | RW | Readba | 1 | | |
| Bit 0 | 4 | 100M_133M# | Frequency Select Readback | R | 133 MHz | 100MHz | Latch | |

Note: Setting bit 3 to '1' allows the user to overide the Latch value from pin 5 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5. A warm reset of the system will have to accomplished if the user changes these bits.

SMBusTable: Output Control Register

| Byte | 1 Pin # | Name | Control Function | Type | 0 | 1 | Default |
|-------|---------|----------|--|------|---------|--------|---------|
| Bit 7 | 47/46 | DIF_7_En | Output Control - '0' overrides OE# pin | RW | | | 1 |
| Bit 6 | 43/42 | DIF_6_En | Output Control - '0' overrides OE# pin | RW | | Enable | 1 |
| Bit 5 | 39/38 | DIF_5_En | Output Control - '0' overrides OE# pin | RW | | | 1 |
| Bit 4 | 35/34 | DIF_4_En | Output Control - '0' overrides OE# pin | RW | Low/Low | | 1 |
| Bit 3 | 30/31 | DIF_3_En | Output Control - '0' overrides OE# pin | RW | LOW/LOW | Enable | 1 |
| Bit 2 | 26/27 | DIF_2_En | Output Control - '0' overrides OE# pin | RW | | | 1 |
| Bit 1 | 21/22 | DIF_1_En | Output Control - '0' overrides OE# pin | RW | | | 1 |
| Bit 0 | 17/18 | DIF_0_En | Output Control - '0' overrides OE# pin | RW | | | 1 |

SMBusTable: Output Control Register

| Byte 2 | 2 Pin # | Name | Control Function | Type | 0 | 1 | Default | | | |
|--------|-----------------|-----------|--|------|---------|--------|---------|--|--|--|
| Bit 7 | , in the second | | Reserved | | | | | | | |
| Bit 6 | | | Reserve d | | | | | | | |
| Bit 5 | | | Reserved | | | | | | | |
| Bit 4 | | | Reserve d | | | | | | | |
| Bit 3 | 64/63 | DIF_11_En | Output Control - '0' overrides OE# pin | RW | | | 1 | | | |
| Bit 2 | 59/60 | DIF_10_En | Output Control - '0' overrides OE# pin | RW | Low/Low | Enable | 1 | | | |
| Bit 1 | 54/55 | DIF_9_En | Output Control - '0' overrides OE# pin | RW | Low/Low | Enable | 1 | | | |
| Bit 0 | 50/51 | DIF_8_En | Output Control - '0' overrides OE# pin | RW | | | 1 | | | |

SMBusTable: Reserved Register

| Byte 3 | Pin | # | Name | Control Function | Type | 0 | 1 | Default |
|--------|-----|---|----------|------------------|------|---|---|---------|
| Bit 7 | | | | Reserved | | | | 0 |
| Bit 6 | | | | Reserved | | | | 0 |
| Bit 5 | | | | Reserved | | | | 0 |
| Bit 4 | | | Reserved | | | | | 0 |
| Bit 3 | | | Reserved | | | | 0 | |
| Bit 2 | | | | Reserved | | | | 0 |
| Bit 1 | | | | Reserved | | | | 0 |
| Bit 0 | | | | Reserved | | | | 0 |

SMBusTable: Reserved Register

| ome work water the desired the global transfer of the second seco | | | | | | | | |
|--|-------|------|------------------|------|---|---|---------|--|
| Byte 4 | Pin # | Name | Control Function | Type | 0 | 1 | Default | |
| Bit 7 | | | Reserved | | | | 0 | |
| Bit 6 | | | Reserved | | | | 0 | |
| Bit 5 | | | Reserved | | | | 0 | |
| Bit 4 | | | Reserved | | | | 0 | |
| Bit 3 | | | Reserved | | | | 0 | |
| Bit 2 | | | Reserved | | | | 0 | |
| Bit 1 | | | Reserved | | | | 0 | |
| Bit 0 | | | Reserved | | | | 0 | |

SMBusTable: Vendor & Revision ID Register

| Byte 5 | | Name | Control Function | Туре | 0 | 1 | Default |
|--------|---|------|----------------------------|--------|-------------|---|---------|
| Bit 7 | - | RID3 | | R | A rov. 0000 | | Х |
| Bit 6 | - | RID2 | REVISION ID R A rev = 0000 | R | | | X |
| Bit 5 | - | RID1 | | = 0000 | Х | | |
| Bit 4 | - | RID0 | | R | | | Х |
| Bit 3 | - | VID3 | | R | - | - | 0 |
| Bit 2 | - | VID2 | VENDOR ID | R | - | - | 0 |
| Bit 1 | - | VID1 | VENDOR ID | R | - | - | 0 |
| Bit 0 | - | VID0 | | R | - | - | 1 |



SMBusTable: DEVICE ID

| Byte 6 | Pin # | Name | Control Function | Type | 0 | 1 | Default |
|--------|-------|------|------------------|------|-----------|------------|---------|
| Bit 7 | - | D | evice ID 7 (MSB) | R | | | 1 |
| Bit 6 | - | | Device ID 6 | R | | | 1 |
| Bit 5 | - | | Device ID 5 | R | | | 1 |
| Bit 4 | - | | Device ID 4 | R | 1231 is 2 | 31 Decimal | 0 |
| Bit 3 | - | | Device ID 3 | | or E | 7 Hex | 0 |
| Bit 2 | - | | Device ID 2 | R | | | 1 |
| Bit 1 | - | | Device ID 1 | R | | | 1 |
| Bit 0 | - | | Device ID 0 | R | | | 1 |

SMBusTable: Byte Count Register

| Byte | e 7 | Pin # | Name | Control Function | Туре | 0 | 1 | Default |
|-------|-----|-------|----------|---|------|------------------|-------------------|---------|
| Bit 7 | | | Reserved | | | | 0 | |
| Bit 6 | | | | Reserved | | | | |
| Bit 5 | | | Reserved | | | | | 0 |
| Bit 4 | | - | BC4 | | RW | | | 0 |
| Bit 3 | | - | BC3 | Writing to this register configures how | RW | Default value | is 8 hex, so 9 | 1 |
| Bit 2 | | - | BC2 | | RW | bytes (0 to 8) v | vill be read back | 0 |
| Bit 1 | | - | BC1 | many bytes will be read back. | RW | by d | efault. | 0 |
| Bit 0 | | - | BC0 | | RW | Ī | | 0 |

SMBusTable: Reserved Register

| Byte 8 | Pin # | Name | Control Function | Type | 0 | 1 | Default |
|--------|-------|------|------------------|------|---|---|---------|
| Bit 7 | | | Reserved | | | | 0 |
| Bit 6 | | | Reserved | | | | 0 |
| Bit 5 | | | Reserved | | | | 0 |
| Bit 4 | | | Reserved | | | | 0 |
| Bit 3 | | | Reserved | | | | 0 |
| Bit 2 | | | Reserved | | | | 0 |
| Bit 1 | | | Reserved | | | | 0 |
| Bit 0 | | | Reserved | | | | 0 |



Marking Diagram






Notes:

- 1. "L" denotes RoHS compliant package.
- 2. "I" denotes industrial temperature range.
- 3. "LOT" denotes the lot number.
- 4. "COO": country of origin.
- 5. "YYWW" is the last two digits of the year and week that the part was assembled.



Package Outline and Package Dimensions (64-pin VFQFPN)



| | Millimeters | | |
|----------------|-------------|---------|--|
| Symbol | Min | Max | |
| Α | 0.8 | 1.0 | |
| A1 | 0 | 0.05 | |
| A3 | 0.25 Re | ference | |
| b | 0.18 | 0.3 | |
| е | 0.50 E | BASIC | |
| D x E BASIC | 9.00 > | (9.00 | |
| D2 MIN./MAX. | 6.00 | 6.25 | |
| E2 MIN./MAX. | 6.00 | 6.25 | |
| L MIN./MAX. | 0.30 | 0.50 | |
| N | 6 | 4 | |
| N_D | 1 | 6 | |
| N _E | 1 | 6 | |

Ordering Information

| Part / Order Number | Shipping Package | Package | Temperature |
|---------------------|------------------|---------------|----------------|
| 9ZXL1231AKLF | Trays | 64-pin VFQFPN | 0 to +70°C |
| 9ZXL1231AKLFT | Tape and Reel | 64-pin VFQFPN | 0 to +70°C |
| 9ZXL1231AKILF | Trays | 64-pin VFQFPN | -40°C to +85°C |
| 9ZXL1231AKILFT | Tape and Reel | 64-pin VFQFPN | -40°C to +85°C |

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Revision History

| Rev. | Issuer | Issue Date | Description | Page # |
|------|--------|------------|--|--------|
| G | RDW | 11/20/2015 | Updated QPI references to QPI/UPI Updated DIF_IN table to match PCI SIG specification, no silicon change | 1,6 |
| Н | RDW | 12/2/2015 | Corrected typo in I-temp marking diagram. | 15 |
| J | RDW | 5/25/2016 | Add I-temp to ordering information. | 16 |



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com

Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.