# 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



# PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

# GENERAL DESCRIPTION


The 9DB206 is a high perfromance 1-to-6 Differential-to-HCSL Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter-attenuating device may be necessary in order to reduce high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 9DB206 has two PLL bandwidth modes. In low bandwidth mode, the PLL loop bandwidth is 500kHz. This setting offers the best jitter attenuation and is still high enough to pass a triangular input spread spectrum profile. In high bandwidth mode, the PLL bandwidth is at 1MHz and allows the PLL to pass more spread spectrum modulation.

For serdes which have x10 reference multipliers instead of x12.5 multipliers, 5 of the 6 PCI Express outputs (PCIEX1:5) can be set for 125MHz instead of 100MHz by configuring the appropriate frequency select pins (FS0:1). Output PCIEX0 will always run at the reference clock frequency (usually 100MHz) in desktop PC PCI Express Applications.


# **Features**

- Six 0.7V current mode differential HCSL output pairs
- · One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 140MHz
- Input frequency range: 90MHz 140MHz
- VCO range: 450MHz 700MHz
- Output skew: 110ps (maximum)
- Cycle-to-Cycle jitter: 110ps (maximum)
- RMS phase jitter @ 100MHz, (1.5MHz 22MHz): 2.42ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free RoHS compliant package
- Industrial temperature information available upon request

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



#### 9DB206

**28-Lead TSSOP, 173-MIL** 4.4mm x 9.7mm x 0.92mm body package **L Package** 

Top View

#### 9DB206

28-Lead, 209-MIL SSOP

5.3mm x 10.2mm x 1.75mm body package **F Package** 

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	PLL_BW	Input	Pullup	Selects PLL Bandwidth input. LVCMOS/LVTTL interface levels.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
4	FS0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
5, 6	PCIEXT0, PCIEXC0	Output		Differential output pairs. HCSL interface levels.
7, 13, 16, 22	V <sub>DD</sub>	Power		Core supply pins.
8, 21	GND	Power		Power supply ground.
9, 10	PCIEXT1, PCIEXC1	Output		Differential output pairs. HCSL interface levels.
11, 12	PCIEXT2, PCIEXC2	Output		Differential output pairs. HCSL interface levels.
14, 15	nOE0, nOE1	Input	Pulldown	Output enable. When HIGH, forces outputs to HiZ state. When LOW, enables outputs. LVCMOS/LVTTL interface levels.
17, 18	PCIEXC3, PCIEXT3	Output		Differential output pairs. HCSL interface levels.
19, 20	PCIEXC4, PCIEXT4	Output		Differential output pairs. HCSL interface levels.
23, 24	PCIEXC5, PCIEXT5	Output		Differential output pairs. HCSL interface levels.
25	FS1	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
26	IREF	Input		A fixed precision resistor (475 $\Omega$ ) from this pin to ground provides a reference current used for differential current-mode PCIEX clock outputs.
27	GND	Power		Power supply ground.
28	V <sub>DDA</sub>	Power		Analog supply pin. Requires $24\Omega$ series resistor.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3A. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS0

Inputs	Outputs				
FS0	PCIEX0	PCIEX1	PCIEX2		
0	1	5/4	5/4		
1	1	1	1		

TABLE 3C. OUTPUT ENABLE FUNCTION TABLE, nOE0

Inputs	Outputs
nOE0	PCIEX0:2
0	Enabled
1	HiZ

TABLE 3D. OUTPUT ENABLE FUNCTION TABLE, nOE1

Inputs	Outputs
nOE1	PCIEX3:5
0	Enabled
1	HiZ

TABLE 3B. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS1

Inputs	Outputs				
FS1	PCIEX3	PCIEX4	PCIEX5		
0	1	1	1		
1	5/4	5/4	5/4		

TABLE 3E. PLL BANDWIDTH TABLE

Inputs	Bandwidth
PLL_BW	Danuwidin
0	500kHz
1	1MHz



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V 4.6V

-0.5V to  $V_{DD} + 0.5 V$ Inputs, V

Outputs, V -0.5V to  $V_{DD} + 0.5V$ 

Package Thermal Impedance,  $\theta_{ij}$ 

28 Lead TSSOP 49.8°C/W (0 lfpm) 28 Lead SSOP 49°C/W (0 Ifpm)

Storage Temperature,  $T_{ste}$ -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{nn} = V_{nna} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C, RREF = 475 $\Omega$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				112	mA
DDA	Analog Supply Current				22	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V <sub>DD</sub> + 0.3	mV
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	mV
1	Input High Current	FS1, nOE0, nOE1	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
IH	Input High Current	FS0, PLL_BW				5	μΑ
	Input Low Current	FS1, nOE0, nOE1	$V_{_{DD}} = 3.465 \text{V}, V_{_{IN}} = 0 \text{V}$	-5			μΑ
IL		FS0, PLL_BW		-150			μΑ

**Table 4C. Differential DC Characteristics,**  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ , RREF =  $475\Omega$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I	Input Low Current	CLK, nCLK	$V_{DD} = 3.465 \text{V}, V_{IN} = 0 \text{V}$			150	μA
V	Peak-to-Peak Input Voltage			0.15		1.3	V
V	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\mu}$ . NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.



Table 4D. HCSL DC Characteristics,  $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%,$  Ta = 0°C to 70°C, RREF =  $475\Omega$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I <sub>OH</sub>	Output Current		12	14	16	mA
V <sub>OH</sub>	Output High Voltage		610		780	mV
V <sub>oL</sub>	Output Low Voltage				65	mV
l <sub>oz</sub>	High Impedance Leakage Current		-10		10	μA
V <sub>ox</sub>	Output Crossover Voltage		250		550	mV

Table 5. AC Characteristics,  $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C, RREF =  $475\Omega$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				140	MHz
<i>t</i> sk(o)	Output Skew; NOTE 1, 2			50	110	ps
tjit(cc) Cycle-to-Cycle Jitter	Cycle to Cycle litter	Outputs @ Different Frequencies			110	ps
	Cycle-to-Cycle Jitter	Outputs @ Same Frequencies			50	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 3	Integration Range: 1.5MHz - 22MHz		2.42		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		1100	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot following this section.



# Typical Phase Noise at 100MHz




The illustrated phase noise plot was taken using a low phase noise signal generator, the noise floor of the signal generator is less than that of the device under test.


Using this configuration allows one to see the true spectral purity or phase noise performance of the PLL in the device under test. Due

to the tracking ability of a PLL, it will track the input signal up to its loop bandwidth. Therefore, if the input phase noise is greater than that of the PLL, it will increase the output phase noise performance of the device. It is recommended that the phase noise performance of the input is verified in order to achieve the above phase noise performance.




# PARAMETER MEASUREMENT INFORMATION






## 3.3V HCSL OUTPUT LOAD ACTEST CIRCUIT


### DIFFERENTIAL INPUT LEVEL






## **O**UTPUT **S**KEW

# CYCLE-TO-CYCLE JITTER





## OUTPUT RISE/FALL TIME

## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



# **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 9DB206 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{_{\rm DD}}$  and  $V_{_{\rm DDA}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $24\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{_{\rm DDA}}$  pin. The  $10\Omega$  resistor can also be replaced by a ferrite bead.




FIGURE 1. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

# RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS INPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kW resistor can be used.

## **O**UTPUTS:

#### **HCSL OUTPUT**

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



# SCHEMATIC EXAMPLE

The schematic below illustrates two different terminations. Both are reliable and adequate. The PCI Express termination is recommended for all PCI Express application. The optional termination, which

has a slightly better signal integrity, is recommended for all other applications.




FIGURE 4. EXAMPLE OF 9DB206 SCHEMATIC



# RELIABILITY INFORMATION

# Table 6A. $\theta_{_{JA}} \text{vs. Air Flow Table For 28 Lead TSSOP Package}$

# $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 82.9°C/W
 68.7°C/W
 60.5°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 49.8°C/W
 43.9°C/W
 41.2°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

# Table 6B. $\theta_{_{JA}} vs.$ Air Flow Table For 28 Lead SSOP Package

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

 0
 200
 500


 Multi-Layer PCB, JEDEC Standard Test Boards
 49°C/W
 36°C/W
 30°C/W

## **TRANSISTOR COUNT**

The transistor count for 9DB206 is: 2471



## PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP



PACKAGE OUTLINE - F SUFFIX FOR 20 LEAD SSOP




TABLE 7A. PACKAGE DIMENSIONS

OVMDOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	20		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 7B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STINIBOL	Minimum	Maximum	
N	20		
Α		2.0	
A1	0.05		
A2	1.65	1.85	
b	0.22	0.38	
С	0.09	0.25	
D	6.90	7.50	
E	7.40	8.20	
E1	5.0	5.60	
е	0.65 BASIC		
L	0.55	0.95	
α	0°	8°	

Reference Document: JEDEC Publication 95, MO-150



# Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
9DB206CLLF	ICS9DB206CLLF	28 Lead "Lead-Free" TSSOP	Tube	0°C to 70°C
9DB206CLLFT	ICS9DB206CLLF	28 Lead "Lead-Free" TSSOP	Tape & Reel	0°C to 70°C
9DB206CFLF	ICS9DB206CFLF	28 Lead "Lead-Free" SSOP	Tube	0°C to 70°C
9DB206CFLFT	ICS9DB206CFLF	28 Lead "Lead-Free" SSOP	Tape & Reel	0°C to 70°C



REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
Α	T7	12	Ordering Information Table - added Lead-Free marking for TSSOP package.	11/29/04	
В	T4D	4	HCSL Table -adjusted $V_{_{\mathrm{OH}}}$ min from 680mV to 610mV and added $V_{_{\mathrm{OH}}}$ max.	12/21/04	
В	T7	12	Ordering Information Table - added Lead-Free marking for SSOP package.	3/21/05	
В		1 8	Features Section - added Input Frequency Range and VCO Range bullets.  Added Recommendations for Unused Input and Output Pins.	7/14/06	
В	T8	12	Ordering Information - removed leaded devices. Updated data sheet format.	7/22/15	
В	T8	12	Ordering Information - Deleted LF note below table. Updated header and footer.		
В		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/11/16	





# **Corporate Headquarters**

6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

#### Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support** 

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved