

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

Low Skew, 1-to-8 Differential/LVCMOS-to-LVCMOS Fanout Buffer


GENERAL DESCRIPTION

The 8308I is a low-skew, 1-to-8 Fanout Buffer. The 8308I has two selectable clock inputs. The CLK, nCLK pair can accept most differential input levels. The LVCMOS_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 8 to 16 by utilizing the ability of the outputs to drive two series terminated transmission lines.

The 8308I is characterized for 3.3V core/3.3V output, 3.3V core/2.5V output or 2.5V core/2.5V output operation. Guaranteed output and part-part skew characteristics make the 8308I ideal for those clock distribution applications requiring well defined performance and repeatability.

FEATURES

- Eight LVCMOS/LVTTL outputs, (7Ω typical output impedance)
- Selectable LVCMOS_CLK or differential CLK, nCLK inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum Output Frequency: 350MHz
- Output Skew: (3.3V± 5%): 100ps (maximum)
- Part to Part Skew: (3.3V± 5%): 1ns (maximum)
- Supply Voltage Modes: (Core/Output)
 3.3V/3.3V
 3.3V/2.5V
 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package



PIN ASSIGNMENT

Q0 [1	24	
GND 🗆	2	23	🗆 Q2
CLK_SEL	3	22	GND 🗆
LVCMOS_CLK	4	21	🗆 Q3
CLK 🗆	5	20	🗆 Vddo
nCLK	6	19	🗆 Q4
CLK_EN	7	18	GND
OE 🗆	8	17	🗆 Q5
VDD 🗌	9	16	UDDO 🖸
GND 🗆	10	15	🗆 Q6
Q1 🗆	11	14	GND
Vddo 🗌	12	13	🗆 Q7

8308I 24-Lead, 173-MIL TSSOP 4.4mm x 7.8mm x 0.925mm body package G Package Top View

©2015 Integrated Device Technology, Inc

BLOCK DIAGRAM

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 11, 13, 15, 17, 19, 21, 23	Q0, Q1, Q7, Q6, Q5, Q4,Q3, Q2	Output		Clock outputs. LVCMOS / LVTTL interface levels.
2, 10, 14, 18, 22	GND	Power		Power supply ground.
3	CLK_SEL	Input		Clock select input. Selects LVCMOS clock input when HIGH. Selects CLK, nCLK inputs when LOW. See Table 3A. LVCMOS / LVTTL interface levels.
4	LVCMOS_CLK	Input	Pullup	Clock input. LVCMOS / LVTTL interface levels.
5	CLK	Input	Pullup	Non-inverting differential clock input.
6	nCLK	Input	Pulldown	Inverting differential clock input.
7	CLK_EN	Input	Pullup	Clock enable. LVCMOS / LVTTL interface levels.
8	OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels. See Table 3B.
9		Power		Power supply pin.
12, 16, 20, 24	V _{ddo}	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C	Power Dissipation Capacitance (per output)			12		pF
R	Input Pullup Resistor			51		kΩ
	Input Pulldown Resistor			51		kΩ
R	Output Impedance		5	7	12	Ω

TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input	Clock Input
CLK_SEL	Clock input
0	CLK, nCLK is selected
1	LVCMOS_CLK is selected

TABLE 3C. CLOCK INPUT FUNCTION TABLE

TABLE 3B. OE SELECT FUNCTION TABLE

Control Input	Output Operation
OE	
0	Outputs Q0:Q7 are in Hi-Z (disabled)
1	Outputs Q0:Q7 are active (enabled)

		Inputs		Outputs	Input to Output Mode	Polarity
CLK_SEL	LVCMOS_CLK	CLK	nCLK	Q0:Q7		Polarity
0	—	0	1	LOW	Differential to Single Ended	Non Inverting
0	—	1	0	HIGH	Differential to Single Ended	Non Inverting
0	—	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	—	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	—	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	—	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	—	—	LOW	Single Ended to Single Ended	Non Inverting
1	1			HIGH	Single Ended to Single Ended	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V	-0.5V to $V_{_{DD}}$ + 0.5 V
Outputs, V_{o}	-0.5V to $V_{\text{_{DDO}}}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	70°C/W (0 lfpm)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{DD} = V_{DD0} = 3.3V \pm 5\%$, TA = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		3.135	3.3	3.465	V
	Power Supply Current				46	mA
	Output Supply Current				11	mA

TABLE 4B. Power Supply DC Characteristics, $V_{dd} = 3.3V \pm 5\%$, $V_{ddd} = 2.5V \pm 5\%$, Ta = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		3.135	3.3	3.465	V
	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current				46	mA
	Output Supply Current				10	mA

TABLE 4C. Power Supply DC Characteristics, $V_{_{DD}}$, $V_{_{DDO}}$ = 2.5V±5%, TA = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current				43	mA
	Output Supply Current				10	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	LVCMOS		2		V _{DD} + 0.3	V
V	Input Low Voltage	LVCMOS_CLK		-0.3		1.3	V
V	Input Low Voltage	CLK_EN, OE				0.8	V
I IN	Input Current		$V_{_{\rm IN}} = V_{_{\rm DD}}$ or $V_{_{\rm IN}} = GND$			300	μA
V _{oh}	Output High Voltage; NOTE 1		I _{он} = -24mA	2.4			V
	Output Low Voltage; NOTE 1		I _{oL} = 24mA			0.55	V
V _{ol}	Oulput Low Voltage, NOTE T	Output Low Voltage, NOTE 1				0.30	V
V	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V	Input Common Mode Voltage; NOTE 2, 3	CLK, nCLK		GND + 0.5		V _{DD} - 0.85	V

TABLE 4D. DC CHARACTERISTICS, $V_{n} = V_{n} = 3.3V \pm 5\%$, TA = -40° to 85°

NOTE 1: Outputs capable of driving 50 Ω transmission lines terminated with 50 Ω to V_{pp}/2.

See Parameter Measurement section, "3.3V Output Load AC Test Circuit". NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is $V_{_{DD}}$ + 0.3V. NOTE 3: Common mode voltage is defined as $V_{_{H}}$.

TABLE 4E. DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 2.5V \pm 5\%$, TA = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS		2		V _{DD} + 0.3	V
V		LVCMOS_CLK		-0.3		1.3	V
V _{IL}	Input Low Voltage	CLK_EN, OE				0.8	V
I _{IN}	Input Current		$V_{IN} = V_{DD}$ or $V_{IN} = GND$			300	μA
V _{oh}	Output High Voltage; NOTE 1		I _{он} = -15mA	1.8			V
V	Output Low Voltage; NOTE 1		I _{oL} = 15mA			0.6	V
V	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V	Input Common Mode Voltage; NOTE 2, 3	CLK, nCLK		GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Outputs capable of driving 50 Ω transmission lines terminated with 50 Ω to V_{pp0}/2.

See Parameter Measurement section, "3.3V Output Load AC Test Circuit".

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V_{nn} + 0.3V.

NOTE 3: Common mode voltage is defined as V_{II}.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage LVCMOS			1.7		V _{DD} + 0.3	V
V	Input Low Voltage LVCMOS_CLK CLK_EN, OE			-0.3		0.7	V
V _{IL}						0.7	V
I IN	Input Current		$V_{_{\rm IN}} = V_{_{\rm DD}}$ or $V_{_{\rm IN}} = \text{GND}$			300	μA
V _{oh}	Output High Voltage; NOTE 1		I _{он} = -15mA	1.8			V
V _{ol}	Output Low Voltage; NOTE 1		I _{oL} = 15mA			0.6	V
V	Peak-to-Peak Input Voltage CLK, nCLK			0.15		1.3	V
V	Input Common Mode Voltage; NOTE 2, 3			GND + 0.5		V _{DD} - 0.85	V

TABLE 4F. DC CHARACTERISTICS. V , V = $2.5V\pm5\%$, TA = -40° to 85°

NOTE 1: Outputs capable of driving 50 Ω transmission lines terminated with 50 Ω to V_m/2.

See Parameter Measurement section, "3.3V Output Load AC Test Circuit".

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V no + 0.3V.

NOTE 3: Common mode voltage is defined as V.

Table 5A. AC Characteristics, $V_{DD} = V_{DDD} = 3.3V \pm 5\%$, Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency					350	MHz
+	Propagation Dolay:	CLK, nCLK; NOTE 1	$f \le 350 \text{MHz}$	2		4	ns
PD	Propagation Delay;	LVCMOS_CLK; NOTE 2	$f \le 350 \text{MHz}$	2		4	ns
tsk(o)	Output Skew; NOTE 3, 7		Measured on rising edge $@V_{_{DDO}}/2$			100	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 7		Measured on rising edge $@V_{_{DDO}}/2$			1	ns
t _R /t _F	Output Rise/Fall Time		0.8V to 2V	0.2		1	ns
odc	Output Duty Cycle		$f \leq$ 150MHz, Ref = CLK, nCLK	45		55	%
t _{pzL} , t _{pzH}	Output Enable Time;	NOTE 5				5	ns
t _{PLZ} , t _{PHZ}	Output Disable Time;	NOTE 5				5	ns
+	Clock Enable Setup Time;	CLK_EN to CLK, nCLK		1			ns
L _s	NOTE 6	CLK_EN to LVC- MOS_CLK		0			ns
t _H	Clock Enable	CLK, nCLK to CLK_EN		0			ns
	Hold Time; NOTE 6 LVCMOS_CLK to CLK_EN			1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to $V_{_{DDO}}/2$ of the output.

NOTE 2: Measured from $V_{p}/2$ of the input to $V_{p}/2$ of the output.^{bbo} NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with

equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{pool}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 5B. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDD} = 2.5V \pm 5\%$, TA = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency				İ	350	MHz
+	Dranagation Dalay	CLK, nCLK; NOTE 1	$f \le 350 \text{MHz}$	2		4	ns
L PD	Propagation Delay;	LVCMOS_CLK; NOTE 2	<i>f</i> ≤ 350MHz	2		4	ns
<i>t</i> sk(o)	Output Skew; NOTE 3, 7		Measured on rising edge $@V_{_{DDO}}/2$			100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 4, 7		Measured on rising edge @V _{DDO} /2			1	ns
t _{_B} /t _{_F}	Output Rise/Fall Time		0.6V to 1.8V	0.2		1.0	ns
odc	Output Duty Cycle		$f \leq 150$ MHz, Ref = CLK, nCLK	45		55	%
t _{pzl} , t	Output Enable Time; N	NOTE 5				5	ns
t _{PLZ} , t _{PHZ}	Output Disable Time;	NOTE 5				5	ns
+	Clock Enable Setup Time;	CLK_EN to CLK, nCLK		1			ns
L _s	NOTE 6	CLK_EN to LVC- MOS_CLK		0			ns
	Clock Enable Hold Time; NOTE 6	CLK, nCLK to CLK_EN		0			ns
Ч		LVCMOS_CLK to CLK_EN		1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to $V_{_{DDO}}/2$ of the output.

NOTE 2: Measured from $V_{po}/2$ of the input to $V_{po}/2$ of the output. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with

equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{poo}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 5C. AC CHARACTERISTICS, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, TA = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{our}	Output Frequency					350	MHz
+	Propagation Dalay:	CLK, nCLK; NOTE 1	$f \le 350 \text{MHz}$	1.5		4.2	ns
PD	Propagation Delay;	LVCMOS_CLK; NOTE 2	<i>f</i> ≤ 350MHz	1.7		4.4	ns
<i>t</i> sk(o)	Output Skew; NOTE 3, 7		Measured on rising edge $@V_{_{DDO}}/2$			160	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 4, 7		Measured on rising edge $@V_{_{DDO}}/2$			2	ns
t _{_B} /t _{_F}	Output Rise/Fall Time		0.6V to 1.8V	0.2		1.0	ns
odc	Output Duty Cycle		$f \leq$ 150MHz, Ref = CLK, nCLK	40		60	%
t _{PZL} , t	Output Enable Time;	NOTE 5				5	ns
t _{PLZ} , t _{PHZ}	Output Disable Time;	NOTE 5				5	ns
+	Clock Enable Setup Time;	CLK_EN to CLK, nCLK		1			ns
L _s	NOTE 6	CLK_EN to LVC- MOS_CLK		0			ns
	Clock Enable Hold Time; NOTE 6	CLK, nCLK to CLK_EN		0			ns
L _H		LVCMOS_CLK to CLK_EN		1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to $V_{_{DDO}}/2$ of the output.

NOTE 2: Measured from $V_{po}/2$ of the input to $V_{po}/2$ of the output. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with


equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{poo}/2$.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.


NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.









APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_{\text{REF}} = V_{\text{DD}}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V_{DD} = 3.3V, R1 and R2 value should be adjusted to set V_{REF} at 1.25V. The values below are for when both the single-ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_L cannot be less than -0.3V and V_H cannot be more than V_{DD} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




FIGURE 1. RECOMMENDED SCHEMATIC FOR WIRING A DIFFERENTIAL INPUT TO ACCEPT SINGLE-ENDED LEVELS

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples




FIGURE 2A. CLK/nCLK INPUT DRIVEN BY IDT'S LVHSTL DRIVER




FIGURE 2C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of the 8308I. In this example, the LVCMOS_CLK input is selected. The decoupling

capacitors should be physically located near the power pin.




FIGURE 3. 8308I LVPECL BUFFER SCHEMATIC EXAMPLE

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS_CLK INPUT

For applications not requiring the use of an LVCMOS_CLK, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the LVCMOS_CLK input to ground.

CLK/nCLK INPUTS

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS outputs can be left floating. There should be no trace attached.

Power On Sequence

There is no power on sequence requirement for the V_{DD} and V_{DD}. If the V_{DDD} is turned on before the V_{DD} there will be unknown state at the outputs during initial condition when the V_{DDD} is on and V_{DD} is off.

RELIABILITY INFORMATION

Table 6. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 24 Lead TSSOP

θ _{JA} by Velocity (Linear Fe	eet per Minute)			
Multi-Layer PCB, JEDEC Standard Test Boards	0 70°C/W	200 63°C/W	500 60°C/W	


TRANSISTOR COUNT

The transistor count for 8308I is: 1040

PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP

TABLE 7. PACKAGE DIMENSIONS



0/4/201	Millin	meters
SYMBOL	Minimum	Maximum
Ν		24
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40	BASIC
E1	4.30	4.50
е	0.65	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

REFERENCE DOCUMENT: JEDEC PUBLICATION 95, MO-153

13

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8308AGILF	ICS8308AGILF	24 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
8308AGILFT	ICS8308AGILF	24 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

DT.

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
А		11	Added Schematic Layout	4/16/04		
В	T4B T4E T5B	1 3 4 6 8	Features section - added mix supply voltage bullet. Added Mix Power Supply Table. Added Mix DC Characteristics Table. Added Mix AC Characteristics Table. Added Mix Output Load AC Test Circuit Diagram.	10/20/04		
В	Т8	14	Ordering Information Table - added "Lead-Free" part number.	1/12/05		
В	Т8	1 10 14	Corrected Block Diagram, added CLK_SEL. Added "Recommendations for Unused Input and Output Pins". Ordering Information Table - added Lead-Free note.	7/25/05		
В		1	Pin Assignment - corrected package information from 300-MIL to 173-MIL.	8/4/06		
В	T3B	2	Added OE Select Function Table.	10/16/07		
С	T4F T5A - T5C T8	5 5 -7 14	DC Characteristics - corrected V_{μ} min. from 2V to 1.7V; V_{μ} max. from 1.3V to 0.7V. AC Characteristics - added thermal note. Ordering Information Table - deleted ICS prefix from Part/Order Number column.	7/16/09		
С	10 12		Updated Wiring the Differential Input to Accept Single-ended Levels application note. Added Power On Sequence application note.	3/23/11		
С	Т8	12 14	Recommended for Unusted I/O Pins - changed CLK Input: to LVCMOS_CLK. deleted lead-free note.	4/4/13		
С		1	Removed ICS from the part numbers thoughout the datasheet. Removed reference to leaded devices in features section. Updated header and footer.	12/10/15		



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.