### 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

## **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# 1.8V / 2.5V, 10GHz ÷4 Clock Divider with CML Outputs

#### Multi-Level Inputs w/ Internal Termination

#### **Description**

The NB7V33M is a differential  $\div 4$  Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50  $\Omega$  termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V33M produces a  $\div 4$  output copy of an input Clock operating up to 10 GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon powerup, the internal flip – flops will attain a random state; the Reset allows for the synchronization of multiple NB7V33M's in a system. The 16 mA differential CML output provides matching internal 50  $\Omega$  termination which guarantees 400 mV output swing when externally receiver terminated with 50  $\Omega$  to  $V_{CC}$ .

The NB7V33M is the  $\div 4$  version of the NB7V32M ( $\div 2$ ) and is offered in a low profile 3 mm x 3 mm 16-pin QFN package.

The NB7V33M is a member of the GigaComm<sup>™</sup> family of high performance clock products. Application notes, models, and support documentation are available at www.onsemi.com.

#### **Features**

- Maximum Input Clock Frequency > 10 GHz, typical
- 260 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71 \text{ V}$  to 2.625 V with GND = 0 V
- Internal 50 Ω Input Termination Resistors
- Random Clock Jitter < 0.8 ps RMS
- QFN-16 Package, 3 mm x 3 mm
- −40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



#### ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM\* 16 1 NB7V 33M ALYW ■ CASE 485G

A = Assembly Location

L = Wafer Lot

Y = Year W = Work Week

■ = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.





Figure 1. Simplified Logic Diagram

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



**Table 1. TRUTH TABLE** 

CLK	CLK	R	Q	Q
х	х	Н	L	Н
Z	W	L	CLK ÷ 4	CLK ÷ 4

Z = Low to High Transition W = High to Low Transition X = Don't Care

Figure 2. Pin Configuration (Top View)

#### **Table 2. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	VTCLK	-	Internal 50 $\Omega$ Termination Pin for CLK
2	CLK	LVPECL, CML, LVDS Input	Non-inverted Differential CLK Input. Note 1.
3	CLK	LVPECL, CML, LVDS Input	Inverted Differential CLK Input. Note 1.
4	VTCLK	-	Internal 50 $\Omega$ Termination Pin for $\overline{\text{CLK}}$
5	VREFAC	-	Internally Generated Output Voltage Reference for Capacitor-Coupled Inputs, Only
6	GND	-	Negative Supply Voltage
7	GND	-	Negative Supply Voltage
8	GND	-	Negative Supply Voltage
9	Vcc	-	Positive Supply Voltage. Note 2.
10	Q	CML Output	Inverted Differential Output
11	Q	CML Output	Non-Inverted Differential Output
12	Vcc	ı	Positive Supply Voltage. Note 2.
13	Vcc	ı	Positive Supply Voltage. Note 2.
14	Vcc	-	Positive Supply Voltage. Note 2.
15	R	LVCMOS Input	Asynchronous Reset Input. Internal 75 k $\Omega$ pulldown to GND.
16	Vcc	-	Positive Supply Voltage. Note 2.
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.

In the differential configuration when the input termination pins (VTCLK/VTCLK) are connected to a common termination voltage or left open, and if no signal is applied on CLK/CLK input, then the device will be susceptible to self-oscillation. Q/Q outputs have internal 50 Ω source termination resistors.

<sup>2.</sup> All  $V_{CC}$  and GND pins must be externally connected to a power supply for proper operation.

**Table 3. ATTRIBUTES** 

Characteristic	Value				
ESD Protection Human Body M Machine M		> 4 kV > 200 V			
R <sub>PD</sub> – Reset Input Pulldown Resistor	75 kΩ				
Moisture Sensitivity (Note 3) QFN1		Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	190				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

<sup>3.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		-0.5 to V <sub>CC</sub> +0.5	V
V <sub>INPP</sub>	Differential Input Voltage  D − D			1.89	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 Ω Resistor)			± 40	mA
I <sub>OUT</sub>	Output Current Through R <sub>T</sub> (50 $\Omega$ Resistor)			±40	mA
I <sub>VFREFAC</sub>	VREFAC Sink/Source Current			±1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W
θJC	Thermal Resistance (Junction-to-Case) (Note 4)		QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>4.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE CML OUTPUT  $V_{CG} = 1.71 \text{ V}$  to 2.625 V; GND = 0 V;  $T_{\Delta} = -40 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$  (Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER:	SUPPLY CURRENT	•			
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open) $VCC = 2.5 V \pm 5.9 VCC = 1.8 V \pm 5.9$		95 85	115 100	mA
CML OU	TPUTS	•			
V <sub>OH</sub>	Output HIGH Voltage (Note 6)  VCC = 2.5  VCC = 1.8		V <sub>CC</sub> – 10 2490 1790	V <sub>CC</sub> 2500 1800	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)  VCC = 2.5 VCC = 1.8	V <sub>CC</sub> – 600	V <sub>CC</sub> – 550 1950 V <sub>CC</sub> – 500 1300	V <sub>CC</sub> – 450 2050 V <sub>CC</sub> – 400 1400	mV
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figures 5 & 6)				
$V_{th}$	Input Threshold Reference Voltage Range (Note 8)	1050		V <sub>CC</sub> – 100	mV
$V_{IH}$	Single-ended Input HIGH Voltage	V <sub>th</sub> + 100		$V_{CC}$	mV
$V_{IL}$	Single-ended Input LOW Voltage	GND		V <sub>th</sub> – 100	mV
$V_{ISE}$	Single-ended Input Voltage (V <sub>IH</sub> - V <sub>IL</sub> )	200		1200	mV
VREFAC					
V <sub>REFAC</sub>	Output Reference Voltage @100 $\mu$ A for Capacitor– Coupled Inputs, Only $V_{CC}$ = 2.5 $V_{CC}$ = 1.8 $V$			V <sub>CC</sub> - 500 V <sub>CC</sub> - 450	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7 & 8) (Note 9)				
$V_{IHD}$	Differential Input HIGH Voltage	1100		$V_{CC}$	mV
$V_{\text{ILD}}$	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 100	mV
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	100		1200	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration, Note 10) (Figure 9)	1050		V <sub>CC</sub> - 50	mV
I <sub>IH</sub>	Input HIGH Current (VTx/VTx Open)	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current (VTx/VTx Open)	-150		150	μΑ
CONTRO	DL INPUT (Reset pin)				
V <sub>IH</sub>	Input HIGH Voltage for Control Pin	V <sub>CC</sub> - 200		$V_{CC}$	mV
$V_{IL}$	Input LOW Voltage for Control Pin	GND		200	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-150		150	μΑ
TERMINA	ATION RESISTORS	-			
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .
- 6. CML outputs loaded with  $50-\Omega$  to  $V_{CC}$  for proper operation.
- 7. Vth, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
  8. Vth is applied to the complementary input when operating in single-ended mode.
- 9.  $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.
- 10.  $V_{CMR}$  min varies 1:1 with GND,  $V_{CMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{CMR}$  range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS  $V_{CC} = 1.71 \text{ V}$  to 2.625 V; GND = 0 V;  $T_A = -40 ^{\circ}\text{C}$  to  $85 ^{\circ}\text{C}$  (Note 11)

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Input Clock Frequency		10	11		GHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ $V_{INPPmin}$ ) $f_{in} \le 10 \text{ GHz}$ (Note 12) (Figure 3)	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) f <sub>in</sub> ≤ 10 GHz (Note 12) (Figure 3)		400		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Differential Outputs, @ 1 GHz, measured at differential crosspoint	CLK/CLK to Q, Q R to Q, Q	150 500	200 600	350 700	ps
t <sub>PLH</sub> TC	Propagation Delay Temperature Coefficient			50		∆fs/°C
t <sub>skew</sub>	Duty Cycle Skew (Note 13) Device – Device skew (tpdmax – tpdmin)				20 50	ps
t <sub>RR</sub>	Reset Recovery (See Figure 16)		550	135		ps
t <sub>PW</sub>	Minimum Pulse Width R		500	200		ps
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%) f <sub>in</sub> ≤ 10 GHz		45	50	55	%
ФΝ	Phase Noise, f <sub>c</sub> = 1 GHz  10 kHz 100 kHz 1 MHz 10 MHz 20 MHz 40 MHz			-144 -147 -152 -152 -152 -153		dBc
$t_{\int \Phi N}$	Integrated Phase Jitter (Figure x) f <sub>C</sub> = 1 GHz, 12 kHz - 20 MHz Offset			35		fs
t <sub>JITTER</sub>	RJ – Output Random Jitter (Note 14) $f_{in} \leq 10.0 \text{ GHz}$			0.2	0.8	ps RMS
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Figure 11) (Note 15)		200		1200	mV
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz (20% - 80%), Q, Q		20	35	60	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 11. Measured using a 1 GHz, V<sub>INPP</sub>min, 50% duty-cycle clock source. All output loading with external 50 Ω to V<sub>CC</sub>. Input edge rates 40 ps (20% 80%).
- 12. Output voltage swing is a single-ended measurement operating in differential mode.
- 13. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the cross-point of the outputs. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 1 GHz. Skew is measured between outputs under identical transitions and conditions.
- 14. Additive RMS jitter with 50% duty cycle clock signal.
- 15. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typical)




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6. V<sub>th</sub> Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. Differential Inputs Driven Differentially




Figure 9. V<sub>CMR</sub> Diagram




Figure 10. AC Reference Measurement




Figure 11. LVPECL Interface

Figure 12. LVDS Interface




Figure 13. Standard 50  $\Omega$  Load CML Interface




Figure 14. Capacitor–Coupled Differential Interface  $(V_{TCLK}/\overline{V_{TCLK}}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 15. Capacitor–Coupled Single–Ended Interface ( $V_{TCLK}/V_{TCLK}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 16. AC Reference Measurement (Timing Diagram)




Figure 17. Typical CML Output Structure and Termination





Figure 18. Typical Termination for CML Output Driver and Device Evaluation

#### **DEVICE ORDERING INFORMATION1**

Device	Package	Shipping <sup>†</sup>
NB7V33MMNG	QFN-16 (Pb-Free)	123 Units / Rail
NB7V33MMNHTBG	QFN-16 (Pb-Free)	100 / Tape & Reel
NB7V33MMNTXG	QFN-16 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NB7V33M), may be covered by U.S. patents including 6,362,644. There may be other patents pending. GigaComm is a trademark of Semiconductor Component Industries, LLC (SCILLC).

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative