

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .


## GENERAL DESCRIPTION

The 8533-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533-01 ideal for those applications demanding well defined performance and repeatability.

## FEATURES

- Four differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 1.4ns (maximum)
- Additive phase jitter, RMS: 0.06ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Lead-Free package
- Industrial temperature information available upon request

## BLOCK DIAGRAM



## PIN ASSIGNMENT

|                 |    |    |                 |
|-----------------|----|----|-----------------|
| V <sub>EE</sub> | 1  | 20 | Q0              |
| CLK_EN          | 2  | 19 | nQ0             |
| CLK_SEL         | 3  | 18 | V <sub>CC</sub> |
| CLK             | 4  | 17 | Q1              |
| nCLK            | 5  | 16 | nQ1             |
| PCLK            | 6  | 15 | Q2              |
| nPCLK           | 7  | 14 | nQ2             |
| nc              | 8  | 13 | V <sub>CC</sub> |
| nc              | 9  | 12 | Q3              |
| V <sub>CC</sub> | 10 | 11 | nQ3             |

**8533-01**  
**20-Lead TSSOP**  
6.5mm x 4.4mm x 0.92mm package body  
**G Package**  
Top View

**TABLE 1. PIN DESCRIPTIONS**

| Number     | Name            | Type   |          | Description  |
|------------|-----------------|--------|----------|--|
| 1          | V <sub>EE</sub> | Power  |          | Negative supply pin.   |
| 2          | CLK_EN          | Input  | Pullup   | Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTTL interface levels. |
| 3          | CLK_SEL         | Input  | Pulldown | Clock select input. When HIGH, selects differential PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTTL interface levels.                              |
| 4          | CLK             | Input  | Pulldown | Non-inverting differential clock input.  |
| 5          | nCLK            | Input  | Pullup   | Inverting differential clock input.  |
| 6          | PCLK            | Input  | Pulldown | Non-inverting differential LVPECL clock input.   |
| 7          | nPCLK           | Input  | Pullup   | Inverting differential LVPECL clock input.   |
| 8, 9       | nc              | Unused |          | No connect.  |
| 10, 13, 18 | V <sub>CC</sub> | Power  |          | Positive supply pins.  |
| 11, 12     | nQ3, Q3         | Output |          | Differential output pair. LVPECL interface levels.   |
| 14, 15     | nQ2, Q2         | Output |          | Differential output pair. LVPECL interface levels.   |
| 16, 17     | nQ1, Q1         | Output |          | Differential output pair. LVPECL interface levels.   |
| 19, 20     | nQ0, Q0         | Output |          | Differential output pair. LVPECL interface levels.   |

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 2. PIN CHARACTERISTICS**


| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |

**TABLE 3A. CONTROL INPUT FUNCTION TABLE**

| Inputs |         |                 | Outputs       |                |
|--------|---------|-----------------|---------------|----------------|
| CLK_EN | CLK_SEL | Selected Source | Q0:Q3         | nQ0:nQ3        |
| 0      | 0       | CLK, nCLK       | Disabled; LOW | Disabled; HIGH |
| 0      | 1       | PCLK, nPCLK     | Disabled; LOW | Disabled; HIGH |
| 1      | 0       | CLK, nCLK       | Enabled       | Enabled        |
| 1      | 1       | PCLK, nPCLK     | Enabled       | Enabled        |

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.


**FIGURE 1. CLK\_EN TIMING DIAGRAM**
**TABLE 3B. CLOCK INPUT FUNCTION TABLE**

| Inputs         |                | Outputs |         | Input to Output Mode         | Polarity      |
|----------------|----------------|---------|---------|------------------------------|---------------|
| CLK or PCLK    | nCLK or nPCLK  | Q0:Q3   | nQ0:nQ3 |                              |               |
| 0              | 1              | LOW     | HIGH    | Differential to Differential | Non Inverting |
| 1              | 0              | HIGH    | LOW     | Differential to Differential | Non Inverting |
| 0              | Biased; NOTE 1 | LOW     | HIGH    | Single Ended to Differential | Non Inverting |
| 1              | Biased; NOTE 1 | HIGH    | LOW     | Single Ended to Differential | Non Inverting |
| Biased; NOTE 1 | 0              | HIGH    | LOW     | Single Ended to Differential | Inverting     |
| Biased; NOTE 1 | 1              | LOW     | HIGH    | Single Ended to Differential | Inverting     |

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

**ABSOLUTE MAXIMUM RATINGS**

|  |                          |
|--|--------------------------|
| Supply Voltage, $V_{CC}$                 | 4.6V                     |
| Inputs, $V_I$                            | -0.5V to $V_{CC} + 0.5V$ |
| Outputs, $I_O$                           |                          |
| Continuous Current                       | 50mA                     |
| Surge Current                            | 100mA                    |
| Package Thermal Impedance, $\theta_{JA}$ | 73.2°C/W (0 lfpm)        |
| Storage Temperature, $T_{STG}$           | -65°C to 150°C           |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. POWER SUPPLY DC CHARACTERISTICS,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

| Symbol   | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{CC}$ | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $I_{EE}$ | Power Supply Current    |                 |         |         | 50      | mA    |

**TABLE 4B. LVCMOS / LVTTTL DC CHARACTERISTICS,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

| Symbol   | Parameter          | Test Conditions | Minimum                        | Typical | Maximum        | Units   |
|----------|--------------------|-----------------|--------------------------------|---------|----------------|---------|
| $V_{IH}$ | Input High Voltage |                 | 2                              |         | $V_{EE} + 0.3$ | V       |
| $V_{IL}$ | Input Low Voltage  |                 | -0.3                           |         | 0.8            | V       |
| $I_{IH}$ | Input High Current | CLK_EN          | $V_{IN} = V_{CC} = 3.465V$     |         | 5              | $\mu A$ |
|          |                    | CLK_SEL         | $V_{IN} = V_{CC} = 3.465V$     |         | 150            | $\mu A$ |
| $I_{IL}$ | Input Low Current  | CLK_EN          | $V_{IN} = 0V, V_{CC} = 3.465V$ | -150    |                | $\mu A$ |
|          |                    | CLK_SEL         | $V_{IN} = 0V, V_{CC} = 3.465V$ | -5      |                | $\mu A$ |

**TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

| Symbol    | Parameter                               | Test Conditions | Minimum                        | Typical | Maximum         | Units   |
|-----------|---|-----------------|--------------------------------|---------|-----------------|---------|
| $I_{IH}$  | Input High Current                      | nCLK            | $V_{CC} = V_{IN} = 3.465V$     |         | 5               | $\mu A$ |
|           |   | CLK             | $V_{CC} = V_{IN} = 3.465V$     |         | 150             | $\mu A$ |
| $I_{IL}$  | Input Low Current                       | nCLK            | $V_{CC} = 3.465V, V_{IN} = 0V$ | -150    |                 | $\mu A$ |
|           |   | CLK             | $V_{CC} = 3.465V, V_{IN} = 0V$ | -5      |                 | $\mu A$ |
| $V_{PP}$  | Peak-to-Peak Input Voltage              |                 | 0.15                           |         | 1.3             | V       |
| $V_{CMR}$ | Common Mode Input Voltage;<br>NOTE 1, 2 |                 | $V_{EE} + 0.5$                 |         | $V_{CC} - 0.85$ | V       |

NOTE 1: For single ended applications, the maximum input voltage for CLK and nCLK is  $V_{CC} + 0.3V$ .

NOTE 2: Common mode voltage is defined as  $V_{IH}$ .

**TABLE 4D. LVPECL DC CHARACTERISTICS,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

| Symbol      | Parameter                            | Test Conditions | Minimum                        | Typical | Maximum        | Units   |
|-------------|--------------------------------------|-----------------|--------------------------------|---------|----------------|---------|
| $I_{IH}$    | Input High Current                   | PCLK            | $V_{CC} = V_{IN} = 3.465V$     |         | 150            | $\mu A$ |
|             |                                      | nPCLK           | $V_{CC} = V_{IN} = 3.465V$     |         | 5              | $\mu A$ |
| $I_{IL}$    | Input Low Current                    | PCLK            | $V_{CC} = 3.465V, V_{IN} = 0V$ | -5      |                | $\mu A$ |
|             |                                      | nPCLK           | $V_{CC} = 3.465V, V_{IN} = 0V$ | -150    |                | $\mu A$ |
| $V_{PP}$    | Peak-to-Peak Input Voltage           |                 | 0.3                            |         | 1              | V       |
| $V_{CMR}$   | Common Mode Input Voltage; NOTE 1, 2 |                 | $V_{EE} + 1.5$                 |         | $V_{CC}$       | V       |
| $V_{OH}$    | Output High Voltage; NOTE 3          |                 | $V_{CC} - 1.4$                 |         | $V_{CC} - 0.9$ | V       |
| $V_{OL}$    | Output Low Voltage; NOTE 3           |                 | $V_{CC} - 2.0$                 |         | $V_{CC} - 1.7$ | V       |
| $V_{SWING}$ | Peak-to-Peak Output Voltage Swing    |                 | 0.6                            |         | 1.0            | V       |

NOTE 1: Common mode voltage is defined as  $V_{IH}$ .

NOTE 2: For single ended applications the maximum input voltage for PCLK and nPCLK is  $V_{CC} + 0.3V$ .

NOTE 3: Outputs terminated with  $50\Omega$  to  $V_{CC} - 2V$ .

**TABLE 5. AC CHARACTERISTICS,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

| Symbol      | Parameter   | Test Conditions    | Minimum | Typical | Maximum | Units |
|-------------|---|--------------------|---------|---------|---------|-------|
| $f_{MAX}$   | Output Frequency  |                    |         |         | 650     | MHz   |
| $t_{PD}$    | Propagation Delay; NOTE 1   | $f \leq 650MHz$    | 1.0     |         | 1.4     | ns    |
| $tsk(o)$    | Output Skew; NOTE 2, 4  |                    |         |         | 30      | ps    |
| $tsk(pp)$   | Part-to-Part Skew; NOTE 3, 4  |                    |         |         | 150     | ps    |
| $t_{jit}$   | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5 |                    |         | 0.06    |         | ps    |
| $t_R / t_F$ | Output Rise/Fall Time   | 20% to 80% @ 50MHz | 300     |         | 700     | ps    |
| odc         | Output Duty Cycle   |                    | 47      |         | 53      | %     |

All parameters measured at 500MHz unless noted otherwise.

The cycle to cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Driving only one input clock.

## ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the







1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

# PARAMETER MEASUREMENT INFORMATION


**3.3V OUTPUT LOAD AC TEST CIRCUIT**

**DIFFERENTIAL INPUT LEVEL**

**OUTPUT SKEW**

**PROPAGATION DELAY**

**OUTPUT RISE/FALL TIME**

**OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**




## APPLICATION INFORMATION

### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{CC} = 3.3V$ ,  $V_{REF}$  should be 1.25V and  $R2/R1 = 0.609$ .





### TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to


drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are


examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




**FIGURE 4A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER**




**FIGURE 4B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER**



**FIGURE 4C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER**



**FIGURE 4D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER**




**FIGURE 4E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE**


## LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 5A to 5F show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples


only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




**FIGURE 5A. PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER**




**FIGURE 5B. PCLK/nPCLK INPUT DRIVEN BY A BUILT-IN PULLUP CML DRIVER**




**FIGURE 5C. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER**



**FIGURE 5D. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE**



**FIGURE 5E. PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER**



**FIGURE 5F. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER**

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 8533-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 8533-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC\_MAX} * I_{EE\_MAX} = 3.465V * 50mA = 173.3mW$
- Power (outputs)<sub>MAX</sub> = **30mW/Loaded Output pair**  
If all outputs are loaded, the total power is  $4 * 30mW = 120mW$

$$\text{Total Power}_{MAX} (3.465V, \text{ with all outputs switching}) = 173.3mW + 120mW = 293.3mW$$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ C + 0.293W * 66.6^\circ C/W = 89.5^\circ C. \text{ This is well below the limit of } 125^\circ C.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

**TABLE 6. THERMAL RESISTANCE  $\theta_{JA}$  FOR 20-PIN TSSOP, FORCED CONVECTION**


| $\theta_{JA}$ by Velocity (Linear Feet per Minute) |           |          |          |
|--|-----------|----------|----------|
|  | 0         | 200      | 500      |
| Single-Layer PCB, JEDEC Standard Test Boards       | 114.5°C/W | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards        | 73.2°C/W  | 66.6°C/W | 63.5°C/W |

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in *Figure 6*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$$

- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

$Pd\_H$  is power dissipation when the output drives high.

$Pd\_L$  is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \mathbf{19.8mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \mathbf{10.2mW}$$

$$\text{Total Power Dissipation per output pair} = Pd\_H + Pd\_L = \mathbf{30mW}$$

## RELIABILITY INFORMATION


TABLE 7.  $\theta_{JA}$  VS. AIR FLOW TABLE FOR 20 LEAD TSSOP

| $\theta_{JA}$ by Velocity (Linear Feet per Minute) |           |          |          |
|--|-----------|----------|----------|
|  | 0         | 200      | 500      |
| Single-Layer PCB, JEDEC Standard Test Boards       | 114.5°C/W | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards        | 73.2°C/W  | 66.6°C/W | 63.5°C/W |

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for 8533-01 is: 404

**PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP**

**TABLE 8. PACKAGE DIMENSIONS**

| SYMBOL   | Millimeters |         |
|----------|-------------|---------|
|          | Minimum     | Maximum |
| N        | 20          |         |
| A        | --          | 1.20    |
| A1       | 0.05        | 0.15    |
| A2       | 0.80        | 1.05    |
| b        | 0.19        | 0.30    |
| c        | 0.09        | 0.20    |
| D        | 6.40        | 6.60    |
| E        | 6.40 BASIC  |         |
| E1       | 4.30        | 4.50    |
| e        | 0.65 BASIC  |         |
| L        | 0.45        | 0.75    |
| $\alpha$ | 0°          | 8°      |
| aaa      | --          | 0.10    |

Reference Document: JEDEC Publication 95, MS-153

**TABLE 9. ORDERING INFORMATION**

| <b>Part/Order Number</b> | <b>Marking</b> | <b>Package</b>                     | <b>Shipping Packaging</b> | <b>Temperature</b> |
|--------------------------|----------------|------------------------------------|---------------------------|--------------------|
| 8533AG-01LN              | ICS8533A01LN   | 20 lead "Lead Free Annealed" TSSOP | Tube                      | 0°C to +70°C       |
| 8533AG-01LNT             | ICS8533A01LN   | 20 lead "Lead Free Annealed" TSSOP | Tape and Reel             | 0°C to +70°C       |
| 8533AG-01LF              | ICS8533A01LF   | 20 lead "Lead Free" TSSOP          | Tube                      | 0°C to +70°C       |
| 8533AG-01LFT             | ICS8533A01LF   | 20 lead "Lead Free" TSSOP          | Tape and Reel             | 0°C to +70°C       |



| REVISION HISTORY SHEET |                 |         |  |          |
|------------------------|-----------------|---------|--|----------|
| Rev                    | Table           | Page    | Description of Change  | Date     |
| B                      | 4C              | 4       | $V_{PP}$ values changed from 0.1 Min. to 0.15 Min.   | 5/22/01  |
|                        | 4D              | 5       | $V_{CMR}$ values changed from 0.13 Min., 1.3 Max. to 1.5 Min, $V_{CC}$ Max.  |          |
|                        | 5               | 5       | Deleted $V_{IH}$ and $V_{IL}$ rows.<br>$t_R$ values changed from 100 Min. to 300 Min, and added 700 Max.<br>$t_F$ values changed from 100 Min., 600 Max. to 300 Min. to 700 Max.<br>For $t_R$ and $t_F$ rows changed test conditions from 30% to 70% to 20% to 80%.<br>$t_{jit(cc)}$ values changed 150 Max. to 0 Max. |          |
| B                      | 5               | 5       | Deleted $t_S$ and $t_H$ rows.  | 6/4/01   |
| B                      | 4D              | 5       | $V_{PP}$ values changed from 0.15 Min., 1.3 Max. to 0.3 Min., 1 Max.<br>$V_{CMR}$ values changed from 1.5 Min., to $V_{EE} + 1.5$ Min.   | 6/28/01  |
| C                      | 4B              | 4       | $V_{IH}$ values changed from 3.765 Max. to $V_{CC} + 0.3$ Max.   | 10/15/01 |
|                        | 5               | 5       | Deleted $t_{jit(cc)}$ row.   |          |
| C                      |                 | 6, 7    | Revised Parameter Measurement diagrams.  | 10/18/01 |
| C                      |                 | 3       | Updated Figure 1, CLK_EN Timing Diagram.   | 11/1/01  |
| C                      |                 | 8       | Added Termination for LVPECL Outputs section.  | 5/28/02  |
| C                      |                 | 6       | Output Load Test Circuit diagram - corrected VEE equation to read,<br>$V_{EE} = -1.3V \pm 0.165V$ from $V_{EE} = -1.3V \pm 0.135V$ .   | 10/03/02 |
| D                      | T2<br>T4D<br>T5 | 1       | Added RMS Jitter to Features section.  | 10/12/03 |
|                        |                 | 2       | Pin Characteristics Table - changed $C_{IN}$ 4pF max. to 4pF typical.  |          |
|                        |                 | 4       | Changed Outputs Absolute Maximum Rating.   |          |
|                        |                 | 5       | LVPECL Table - changed VSWING 0.85V max. to 1.0V max.  |          |
|                        |                 | 5       | AC Characteristics Table - added RMS jitter.   |          |
|                        |                 | 6       | Added Additive Phase Jitter Section.   |          |
|                        |                 | 8       | Updated LVPECL Output Termination diagrams.  |          |
|                        |                 | 9       | Added Differential Clock Input Interface.  |          |
|                        |                 | 10      | Added LVPECL Clock Input Interface.  |          |
|                        |                 | 10      | Updated format throughout data sheet.  |          |
| D                      | T9              | 15      | Added Lead Free Annealed part number to Ordering Information table.  | 2/9/04   |
| D                      | T9              | 10      | Updated LVPECL Clock Input Interface section.  | 6/17/04  |
|                        |                 | 15      | Ordering Information Table - added Lead Free part number.  |          |
| E                      | T4D             | 5       | LVPECL DC Characteristics Table -corrected $V_{OH}$ max. from $V_{CC} - 1.0V$ to $V_{CC} - 0.9V$ .   | 4/12/07  |
|                        |                 | 11 - 12 | Power Considerations - corrected power dissipation to reflect $V_{OH}$ max in Table 4D.  |          |
|                        | T9              | 15      | Ordering Information Table - added lead-free note.   |          |
| F                      | T9              | 15      | Updated datasheet's header/footer with IDT from ICS.   | 8/4/10   |
|                        |                 | 17      | Removed ICS prefix from Part/Order Number column.<br>Added Contact Page.   |          |
| F                      | T9              | 15      | Removed ICS from part numbers where needed.<br>Ordering Information - removed quantity in tape and reel. Deleted LF note below table.<br>Updated header and footer   | 1/19/16  |



Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
[www.IDT.com](http://www.IDT.com)

Sales  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.IDT.com/go/sales](http://www.IDT.com/go/sales)

Tech Support  
[www.idt.com/go/support](http://www.idt.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit [www.idt.com/go/glossary](http://www.idt.com/go/glossary).

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.