

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# LOW SKEW PCI/PCI-X BUFFER

ICS2304NZ-1

## Description


The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating at speeds from 0 to 140 MHz.

The ICS2304NZ-1 is characterized for operation from -40°C to +85°C for automotive and industrial applications.


## Features

- Packaged in 8-pin TSSOP (4.4 mm body)
- Frequency range of 0 to 140 MHz
- Less than 100 ps skew between outputs
- Distribute one clock input to one bank of four outputs
- Operating voltage of 3.3 V  $\pm$ 10%
- Available in commercial and industrial temperature ranges

## Block Diagram



## Pin Assignment



## Functionality Table

Inputs		Outputs
CLK_IN	OE	CLK(3:0)
0	0	Tristate
0	1	0
1	0	Tristate
1	1	1

## Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	CLK_IN	Input	Input reference frequency.
2	OE	Input	Output Enable. When OE is low, it tri-states clock outputs.
3	CLK0	Output	Buffered clock output.
4	GND	Power	Connect to ground.
5	CLK1	Output	Buffered clock output.
6	VDD	Power	Power supply for 3.3 V.
7	CLK2	Output	Buffered clock output.
8	CLK3	Output	Buffered clock output.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS2304NZ-1. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage Range, $V_{DD}$	-0.5 V to 4.3 V
Input Voltage Range, $V_I$ (see notes 1 and 2)	-0.5 V to $V_{DD} + 0.5$ V
Output Voltage Range, $V_O$ (see notes 1 and 2)	-0.5 V to $V_{DD} + 0.5$ V
Input Clamp Current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	$\pm 50$ mA
Output Clamp Current, $I_{IK}$ ( $V_O < 0$ or $V_O$ )	$\pm 50$ mA
Continuous Total Output Current, $I_O$ ( $V_O = 0$ to $V_{DD}$ )	$\pm 50$ mA
Package Thermal Impedance, $\theta_{JA}$ (see note 3): PW Package	230.5° C/W
Storage Temperature Range, $T_{stg}$	-65° C to 150° C

Notes:

1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

## Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Supply Voltage, $V_{DD}$	3	3.3	3.6	V
High-level Input Voltage, $V_{IH}$	$0.7 \times V_{DD}$			V
Low-level Input Voltage, $V_{IL}$			$0.3 \times V_{DD}$	V
Input Voltage, $V_I$	0		$V_{DD}$	V
High-level Output Current, $I_{OH}$			-24	mA
Low-level Output Current, $I_{OL}$			24	mA
Operating Free-air Temperature, $T_A$	-40	-	+85	°C

## Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-air Temperature

	Min.	Typ.	Max.	Units
Clock Frequency, $f_{CLK}$	0		140	MHz

## Electrical Characteristics at 3.3 V over Recommended Free-air Temperature Range

VDD = 3.3 V ±10%, T<sub>A</sub> = -40°C to +85°C (unless stated otherwise)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Voltage	V <sub>IK</sub>	V <sub>DD</sub> at 3.3 V, I <sub>I</sub> = -18 mA			-1.2	V
High-level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -0.2	3.3		V
		V <sub>DD</sub> = 3 V, I <sub>OH</sub> = -24 mA	2	2.3		
		V <sub>DD</sub> = 3 V, I <sub>OH</sub> = -12 mA	2.4	2.7		
Low-level Output Voltage	V <sub>OL</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = 1 mA		0.222	0.2	V
		V <sub>DD</sub> = 3 V, I <sub>OL</sub> = 24 mA		0.61	0.8	
		V <sub>DD</sub> = 3 V, I <sub>OL</sub> = 12 mA		0.31	0.55	
High-level Output Current	I <sub>OH</sub>	V <sub>DD</sub> = 3 V, V <sub>O</sub> = 1 V		-53	-40	mA
		V <sub>DD</sub> = 3.3 V, V <sub>O</sub> = 1.65 V		-54		
Low-level Output Current	I <sub>OL</sub>	V <sub>DD</sub> = 3 V, V <sub>O</sub> = 2 V	40	53		mA
		V <sub>DD</sub> = 3.3 V, V <sub>O</sub> = 1.65 V		57		
Input Current	I <sub>I</sub>	V = V <sub>DD</sub> or V <sub>O</sub>	0.1		50	μA
Dynamic Supply Current	I <sub>DD</sub>	Unloaded outputs at 66.67 MHz		13	37	mA
Input Capacitance (Note 1)	C <sub>I</sub>	V <sub>DD</sub> = 3.3 V, V <sub>I</sub> = 0V or 3.3 V		3	5	pF
Output Capacitance (Note 1)	C <sub>O</sub>	V <sub>DD</sub> = 3.3 V, V <sub>I</sub> = 0V or 3.3 V		3.2		pF

Note 1: Guaranteed by design, not 100% tested in production.

## Switching Characteristics at 3.3 V over Recommended Ranges of Supply Voltage and Operating Free-air Temperature

VDD = 3.3 V ±10%, T<sub>A</sub> = -40°C to 85°C (unless stated otherwise)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
High-to-Low Propagation Delay (Note 1)	t <sub>PLH</sub>	V <sub>O</sub> = V <sub>DD</sub> /2	1.8	3.1	3.8	ns
Low-to-High Propagation Delay (Note 1)	t <sub>PHL</sub>	V <sub>O</sub> = V <sub>DD</sub> /2	1.8	2.9	3.8	ns
Output Skew Window (Note 1)	T <sub>SK(o)</sub>	V <sub>O</sub> = V <sub>DD</sub> /2		50	100	ps
Pulse Skew =   t <sub>PLH</sub> - t <sub>PHL</sub>   (Note 1)	T <sub>SK(p)</sub>	V <sub>O</sub> = V <sub>DD</sub> /2			300	ps
Process Skew (Note 1)	T <sub>SK(pr)</sub>	V <sub>O</sub> = V <sub>DD</sub> /2			500	ps
CLKIN High Time (Note1)	T <sub>high</sub>	66 MHz	6			ns
		140 MHz	3			ns
CLKIN Low Time (Note1)	T <sub>low</sub>	66 MHz	6			ns
		140 MHz	3			ns
Rise Time (Note 1)	T <sub>r</sub>	V <sub>OL</sub> =0.8 V, V <sub>OH</sub> =2.0 V		1.2	2.0	ns
Fall Time (Note 1)	T <sub>f</sub>	V <sub>OH</sub> =2.0 V, V <sub>OL</sub> =0.8 V		1.2	2.0	ns
Cycle-to-Cycle Jitter	T <sub>cyc-cyc</sub>	Loaded outputs			200	ps
Jitter, 1-Sigma	T <sub>j1s</sub>	10,000 cycles		14	40	ps

Note 1: Guaranteed by design, not 100% tested in production.

### Parameter Measurement Information




Figure 2. Voltage Thresholds for Propagation Delay (t<sub>pd</sub>) Measurements




Figure 3. Output Skew




Figure 4. Clock Waveform




Figure 5. Supply Current vs. Frequency




Figure 6. High-level Output Voltage vs. High-level Output Current








Figure 7. Low-level Output Voltage vs. Low-level Output Current

### Marking Diagram (commercial)


### Marking Diagram (industrial)




TOP



BOTTOM



TOP




BOTTOM

#### Notes:

1. ##### is the lot number.
2. YYWW is the last two digits of the year and week that the part was assembled.
3. "L" denotes Pb (lead) free package.

## Package Outline and Package Dimensions (8-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)

Package dimensions are kept current with JEDEC Publication No. 95, MO-153



## Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
2304NZG-1LF	see page 9	Tubes	8-pin TSSOP	0 to +70° C
2304NZG-1LFT		Tape and Reel	8-pin TSSOP	0 to +70° C
2304NZGI-1LF		Tubes	8-pin TSSOP	-40 to +85° C
2304NZGI-1LFT		Tape and Reel	8-pin TSSOP	-40 to +85° C

“LF” suffix to the part number are the Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, IDT assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

**Innovate with IDT and accelerate your future networks. Contact:**

[www.IDT.com](http://www.IDT.com)

**For Sales**

800-345-7015  
408-284-8200  
Fax: 408-284-2775

**For Tech Support**

[www.idt.com/go/clockhelp](http://www.idt.com/go/clockhelp)

---

**Corporate Headquarters**

Integrated Device Technology, Inc.  
[www.idt.com](http://www.idt.com)

