## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## NB3H83905C

### 1.8V/2.5V/3.3V Crystal Input to 1:6 LVTTL/LVCMOS Clock Fanout Buffer with OE

## Description

The NB3H83905C is a $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V VDD core Crystal input to 1:6 LVTTL/LVCMOS fanout buffer with outputs powered by flexible $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V supply $\mathrm{V}_{\mathrm{DDO}}$ (with $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{\mathrm{DDO}}$ ). The device accepts a fundamental Parallel Resonant crystal from 3 MHz to 40 MHz or a single-ended LVCMOS Clock from up to 100 MHz .

Two synchronous LVTTL/LVCMOS Enable lines permit independent control over outputs BCLK[0:4] and output BCLK5; enabling or disabling only when the output is in LOW state eliminating potential output glitching or runt pulse generation. When unused, leave floating open, pins will default to HIGH state.

The 6 outputs drive $50 \Omega$ series or parallel terminated transmission lines. Parallel termination should be to $1 / 2 \mathrm{~V}_{\mathrm{CC}}$. Series terminated lines can drive 2 loads each, or 12 lines total.

Fit, Form, and Function compatible with ICS83905 and PI6C10806.

## Features

- Six Copies of LVTTL/LVCMOS Output Clock
- Supply Operation $V_{D D} \geq V_{\text {DDO }}$ :
- 1.8 V $\pm 0.2 \mathrm{~V}, 2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 5 \%$ Core $\mathrm{V}_{\mathrm{DD}}$
- $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}, 2.5 \mathrm{~V} \pm 5 \%$, or $3.3 \mathrm{~V} \pm 5 \%$ Output $\mathrm{V}_{\mathrm{DDO}}$
- Crystal Oscillator Interface
- Crystal Input Frequency Range: 3 MHz to 40 MHz
- Clock Input Frequency Range: Up to 100 MHz
- LVCMOS compatible Enable Inputs
- 5 V Tolerant Enable Inputs
- Low Output to Output Skew: 80 ps Max
- Synchronous Output Enable
- Phase Noise Floor -160 dBc (1 MHz)
- Industrial Temperature Range
- These are $\mathrm{Pb}-F r e e$ Devices


Figure 1. Simplified Block Diagram

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

| XTAL_OUT | 0 | 16 | XTAL_IN/CLK |
| :---: | :---: | :---: | :---: |
| ENABLE2 |  | 15 | ENABLE1 |
| GND |  | 14 | BCLK5 |
| BCLKO |  | 13 | $V_{\text {DDO }}$ |
| $V_{\text {DDO }}$ |  | 12 | BCLK4 |
| BCLK1 |  | 11 | GND |
| GND |  | 10 | BCLK3 |
| BCLK2 |  | 9 | $V_{D D}$ |

Figure 2. Pinout Configuration (Top View)

Table 1. PIN DESCRIPTION

| $\begin{aligned} & \hline \text { SOIC-16/ } \\ & \text { TSSOP-16 } \end{aligned}$ | QFN-20 | Name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 19 | XTAL_OUT | Crystal Interface | Oscillator Output to drive Crystal |
| 2 | 20 | ENABLE 2 | LVTTL / LVCMOS Input | Synchronous Enable Input for BCLK5 Output. Switches only when HIGH. Open default condition HIGH due to an internal pullup resistor to $\mathrm{V}_{\mathrm{Cc}}$. |
| 3, 7, 11 | $\begin{gathered} 1,2,6,7, \\ 11,12 \end{gathered}$ | GND | GND | GND Supply pins. All GND, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {DDO }}$ pins must be externally connected to power supply to guarantee proper operation. |
| $\begin{gathered} 4,6,8, \\ 10,12,14 \end{gathered}$ | $\begin{gathered} 3,5,8, \\ 10,13,15 \end{gathered}$ | $\begin{aligned} & \hline \text { BCLKO, 1, } \\ & 2,3,4,5 \end{aligned}$ | LVCMOS Outputs | Buffered Clock Outputs |
| 5,13 | 4, 14 | $\mathrm{V}_{\text {DDO }}$ | POWER | Positive Supply voltage for outputs. All GND, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDO}}$ pins must be externally connected to power supply to guarantee proper operation. Bypass with $0.01 \mu \mathrm{~F}$ cap to GND. |
| 9 | 9 | $\mathrm{V}_{\mathrm{DD}}$ | POWER | Positive Supply voltage for core. All GND, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDO}}$ pins must be externally connected to power supply to guarantee proper operation. Bypass with $0.01 \mu \mathrm{~F}$ cap to GND. |
| - | 16 | NC |  | No Connect |
| 15 | 17 | ENABLE 1 | LVTTL / LVCMOS Input | Synchronous Enable Input for BCLK0/1/2/3/4 Output block. Switches only when HIGH. Open default condition HIGH due to an internal pullup resistor to $\mathrm{V}_{\mathrm{CC}}$ |
| 16 | 18 | $\begin{gathered} \text { XTAL IN/ } \\ \text { CLK } / 2 \end{gathered}$ | Crystal Interface | Oscillator Input from Crystal. Single ended Clock Input. |
| - | EP |  | - | The Exposed Pad (EP) on the QFN-20 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board. |

## NB3H83905C

Table 2. CLOCK ENABLE FUNCTION TABLE

| Control Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| ENABLE1* | ENABLE2* $^{*}$ | BCLK0:BCLK4 | BCLK5 |
| 0 | 0 | LOW | LOW |
| 0 | 1 | LOW | Toggling |
| 1 | 0 | Toggling | LOW |
| 1 | 1 | Toggling | Toggling |

*Defaults HIGH when floating open.


Figure 3. ENABLEx Control Timing Diagram
The ENABLEx control inputs will synchronously enable or disable the selected output(s). This control detects the falling edge of the internal signal and asserts or de-asserts the output after 3 clock cycles. When ENABLEx is LOW, the outputs are disabled to a LOW state. When ENABLEx is HIGH, the outputs are enabled to toggle.

Table 3. RECOMMENDED CRYSTAL PARAMETERS

| Crystal | Fundamental AT-Cut |
| :--- | :---: |
| Frequency | 10 to 40 MHz |
| Load Capacitance* | $16-20 \mathrm{pF}$ |
| Shunt Capacitance, C0 | 7 pF Max |
| Equivalent Series Resistance | $50 \Omega \mathrm{Max}$ |
| Drive Level | 1 mW |

*See APPLICATION INFORMATION; Crystal Input Interface for CL loading

Table 4. ATTRIBUTES (Note 1)

| Characteristics | Value |  |
| :--- | ---: | :---: |
| ESD ProtectionHuman Body Model <br> Machine Model | $>2 \mathrm{kV}$ <br> $>200 \mathrm{~V}$ |  |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Level 1 |  |
| Flammability Rating | Oxygen Index | UL-94 code V-0 A 1/8" <br> 28 to 34 |
| Transistor Count | 213 Devices |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |  |

1. For additional information, see Application Note AND8003/D.

Table 5. MAXIMUM RATINGS (Note 2)

| Symbol | Parameter | Condition 1 | Condition 1 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDx}}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ |  | 4.6 | V |
| $V_{1}$ | Input Voltage |  |  | $-0.5 \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, Industrial |  |  | -40 to $\leq+85$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm <br> 500 lfpm | $\begin{aligned} & \hline \text { SOIC-16 } \\ & \text { SOIC-16 } \end{aligned}$ | $\begin{aligned} & 80 \\ & 55 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | (Note 3) | SOIC-16 | 33-36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{gathered} 0 \text { lfpm } \\ 500 \text { lfpm } \end{gathered}$ | $\begin{aligned} & \text { TSSOP-16 } \\ & \text { TSSOP-16 } \end{aligned}$ | $\begin{aligned} & \hline 138 \\ & 108 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction-to-Case) | (Note 3) | TSSOP-16 | 33-36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & 0 \text { lfpm } \\ & 500 \text { lfpm } \end{aligned}$ | $\begin{aligned} & \text { QFN-20 } \\ & \text { QFN-20 } \end{aligned}$ | $\begin{aligned} & 47 \\ & 33 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | (Note 3) | QFN-20 | 18 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder | 3 sec @ $248^{\circ} \mathrm{C}$ |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
2. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.
3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

Table 6. DC CHARACTERISTICS

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.135 \mathrm{~V}$ to 3.465 V (3.3 $\mathrm{V} \pm 5 \%$ ); $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 10 | mA |
| :---: | :--- | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 5 | mA |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | 2 |  | $\mathrm{V}_{\mathrm{DD}}+$ <br> 0.3 V | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | 2.6 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 4) |  |  | 0.5 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 19 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Impedance (Note 4) |  | 7 |  | $\Omega$ |

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.375 \mathrm{~V}$ to 2.625 V (2.5 V $\pm 5 \%$ ); $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 8 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 4 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | 1.7 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | 0.7 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ( $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ ) Output HIGH Voltage (Note 4) | $\begin{aligned} & \hline 2.0 \\ & 1.8 \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \text { Output LOW Voltage }\left(\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\right) \\ & \text { Output LOW Voltage (Note 4) } \end{aligned}$ |  |  | $\begin{gathered} 0.4 \\ 0.45 \end{gathered}$ | V |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 18 |  | pF |
| R | Output Impedance (Note 4) |  | 7 |  | $\Omega$ |

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V})$; $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 3 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | $0^{0.65 *} \mathrm{~V}_{\mathrm{DD}}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | $0.35 * V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | $\mathrm{V}_{\text {DDO }}-0.3$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 4) |  |  | 0.35 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 16 |  | pF |
| Rout | Output Impedance (Note 4) |  | 10 |  | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
4. Parallel terminated $50 \Omega$ to $\mathrm{V}_{\mathrm{DDO}} / 2$ (see Figure 5).

Table 6. DC CHARACTERISTICS
(continued)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |

$\mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V}$ to 3.465 V (3.3 $\mathrm{V} \pm 5 \%$ ); $\mathrm{V}_{\mathrm{DDO}}=2.375 \mathrm{~V}$ to $2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%) ; \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 10 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 4 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | 2 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}+ \\ & 0.3 \mathrm{~V} \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ( $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ ) Output HIGH Voltage (Note 4) | $\begin{aligned} & 2.0 \\ & 1.8 \end{aligned}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage ( $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ ) Output LOW Voltage (Note 4) |  |  | $\begin{gathered} 0.4 \\ 0.45 \end{gathered}$ | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 18 |  | pF |
| Rout | Output Impedance (Note 4) |  | 7 |  | $\Omega$ |

$\mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V}$ to $3.465 \mathrm{~V}(3.3 \mathrm{~V} \pm 5 \%)$; $\mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}\left(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}\right.$ ); $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 10 | mA |
| :---: | :--- | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 3 | mA |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | $\mathrm{V}_{\mathrm{DDO}}-0.3$ |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 4) |  |  | 0.35 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 16 |  | pF |
| ROUT | Output Impedance (Note 4) |  | 10 |  | $\Omega$ |

$\mathrm{V}_{\mathrm{DD}}=2.375 \mathrm{~V}$ to $2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%)$; $\mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}) ; \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| IDD | Core Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 8 | mA |
| :---: | :--- | :---: | :---: | :---: | :---: |
| IDDO | Output Quiescent Power Supply Current (ENABLEx = LOW) |  |  | 3 | mA |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage ENABLEx, XTAL_IN/CLK | 1.7 |  | $\mathrm{~V}_{\mathrm{DD}}+$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ENABLEx, XTAL_IN/CLK | -0.3 |  | 0.7 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | $\mathrm{V}_{\mathrm{DDO}}-0.3$ |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 4) |  |  | 0.35 | V |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 4 |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (per Output) (Note 4) |  | 16 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Impedance (Note 4) |  | 10 |  | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
4. Parallel terminated $50 \Omega$ to $\mathrm{V}_{\mathrm{DDO}} / 2$ (see Figure 5).

Table 7. AC CHARACTERISTICS

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.135 \mathrm{~V}$ to 3.465 V (3.3 V $\pm 5 \%$ ); $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 5 )

| $F_{\text {max }}$ | Input Frequency Crystal | 3 |  | 40 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Frequency Clock (XTAL_IN/CLK) | DC |  | 100 |  |
| $\mathrm{t}_{\text {EN }} / \mathrm{t}_{\text {DIS }}$ | Delay for Output Enable / Disable Time ENABLEx to BCLKn |  |  | 4 | Cycles |
| tSKEW ${ }_{\text {DC }}$ | Duty Cycle Skew (See Figure 4) | 48 |  | 52 | \% |
| tSKEW $_{\text {O-O }}$ | Output to Output Skew Within A Device (same conditions) | 0 | 50 | 80 | ps |
| ФNOISE | $\text { Phase-Noise Performance } \mathrm{f}_{\text {out }}=25 \mathrm{MHz}$ <br> 100 Hz off Carrier <br> 1 kHz off Carrier 10 kHz off Carrier 100 kHz off Carrier |  | $\begin{aligned} & -123 \\ & -142 \\ & -153 \\ & -164 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tJIT( $\Phi$ ) | RMS Phase Jitter <br> 25 MHz carrier, Integration Range 12 kHz to 20 MHz 25 MHz carrier, Integration Range 100 Hz to 1 MHz |  | $\begin{aligned} & 0.08 \\ & 0.08 \end{aligned}$ |  | ps |
| tr/tf | Output rise and fall times (20\%; 80\%) | 200 |  | 800 | ps |



| $F_{\text {max }}$ | Input Frequency Crystal | 3 |  | 40 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Frequency Clock (XTAL1) | DC |  | 100 |  |
| $\mathrm{t}_{\text {EN }} / \mathrm{t}_{\text {DIS }}$ | Delay for Output Enable / Disable Time ENABLEx to BCLKn |  |  | 4 | Cycles |
| $\mathrm{tSKEW}_{\text {DC }}$ | Duty Cycle Skew (See Figure 4) | 47 |  | 53 | \% |
| tSKEW $_{\text {O-O }}$ | Output to Output Skew Within A Device (same conditions) | 0 | 50 | 80 | ps |
| ФNOISE | $\text { Phase-Noise Performance } \mathrm{f}_{\text {out }}=25 \mathrm{MHz}$ <br> 100 Hz off Carrier <br> 1 kHz off Carrier 10 kHz off Carrier 100 kHz off Carrier |  | $\begin{aligned} & -118 \\ & -137 \\ & -151 \\ & -165 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tJIT( $\Phi$ ) | RMS Phase Jitter <br> 25 MHz carrier, Integration Range 12 kHz to 20 MHz 25 MHz carrier, Integration Range 100 Hz to 1 MHz |  | $\begin{aligned} & 0.13 \\ & 0.13 \end{aligned}$ |  | ps |
| tr/tf | Output rise and fall times (20\%; 80\%) | 200 |  | 800 | ps |

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V})$; $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 5)


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. Crystal inputs $\leq \mathrm{F}_{\text {max }}$. Outputs loaded with $50 \Omega$ to $\mathrm{V}_{\text {DDO }} / 2$. CLOCK (LVCMOS levels at XTAL1 input) $50 \%$ duty cycle. See Figures 4 and 7. See APPLICATION INFORMATION; Crystal Input Interface for CL loading.

Table 7. AC CHARACTERISTICS
(continued)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V}$ to 3.465 V (3.3 V $\pm 5 \%$ ); $\mathrm{V}_{\text {DDO }}=2.375 \mathrm{~V}$ to 2.625 V (2.5 V $\pm 5 \%$ ); $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to +85${ }^{\circ} \mathrm{C}$ (Note 5 ) |  |  |  |  |  |
| $F_{\text {max }}$ | Input Frequency Crystal | 3 |  | 40 | MHz |
|  | Input Frequency Clock (XTAL_IN/CLK) | DC |  | 100 |  |
| $\mathrm{t}_{\text {EN }} / \mathrm{t}_{\text {DIS }}$ | Delay for Output Enable / Disable Time ENABLEx to BCLKn |  |  | 4 | Cycles |
| $\mathrm{tSKEW}_{\text {DC }}$ | Duty Cycle Skew (See Figure 4) | 48 |  | 52 | \% |
| $\mathrm{tSKEW}_{\mathrm{O}-\mathrm{O}}$ | Output to Output Skew Within A Device (same conditions) | 0 | 50 | 80 | ps |
| ФNOISE | $\text { Phase-Noise Performance } \mathrm{f}_{\text {out }}=25 \mathrm{MHz}$ <br> 100 Hz off Carrier <br> 1 kHz off Carrier 10 kHz off Carrier 100 kHz off Carrier |  | $\begin{aligned} & -129 \\ & -145 \\ & -147 \\ & -157 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tJIT( $\Phi$ ) | RMS Phase Jitter <br> 25 MHz carrier, Integration Range 12 kHz to 20 MHz 25 MHz carrier, Integration Range 100 Hz to 1 MHz |  | $\begin{aligned} & 0.14 \\ & 0.14 \end{aligned}$ |  | ps |
| tr/tf | Output rise and fall times (20\%; 80\%) | 200 |  | 800 | ps |

$\mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V}$ to $3.465 \mathrm{~V}(3.3 \mathrm{~V} \pm 5 \%) ; \mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V})$; $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 5)

| $F_{\text {max }}$ | Input Frequency Crystal | 3 |  | 40 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Frequency Clock (XTAL1) | DC |  | 100 |  |
| $\mathrm{t}_{\text {EN }} / \mathrm{t}_{\text {DIS }}$ | Delay for Output Enable / Disable Time ENABLEx to BCLKn |  |  | 4 | Cycles |
| tSKEW $_{\text {DC }}$ | Duty Cycle Skew (See Figure 4) | 48 |  | 52 | \% |
| tSKEW ${ }_{\text {O-O }}$ | Output to Output Skew Within A Device (same conditions) | 0 | 50 | 80 | ps |
| ФNOISE | Phase-Noise Performance $\mathrm{f}_{\text {out }}=25 \mathrm{MHz}$ <br> 100 Hz off Carrier <br> 1 kHz off Carrier 10 kHz off Carrier 100 kHz off Carrier |  | $\begin{aligned} & -129 \\ & -145 \\ & -147 \\ & -157 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tJIT( $\Phi$ ) | RMS Phase Jitter <br> 25 MHz carrier, Integration Range 12 kHz to 20 MHz 25 MHz carrier, Integration Range 100 Hz to 1 MHz |  | $\begin{aligned} & 0.18 \\ & 0.18 \end{aligned}$ |  | ps |
| tr/tf | Output rise and fall times (20\%; 80\%) | 200 |  | 900 | ps |

$\mathrm{V}_{\mathrm{DD}}=2.375 \mathrm{~V}$ to $2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%) ; \mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to $2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}) ; \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 5 )

| $\mathrm{F}_{\text {max }}$ | Input Frequency Crystal | 3 |  | 40 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Frequency Clock (XTAL1) | DC |  | 100 |  |
| $\mathrm{t}_{\text {EN }} / \mathrm{t}_{\text {DIS }}$ | Delay for Output Enable / Disable Time ENABLEx to BCLKn |  |  | 4 | Cycles |
| tSKEW $_{\text {DC }}$ | Duty Cycle Skew (See Figure 4) | 47 |  | 53 | \% |
| tSKEW $_{\text {O-O }}$ | Output to Output Skew Within A Device (same conditions) | 0 | 50 | 80 | ps |
| ¢NOISE | Phase-Noise Performance $\mathrm{f}_{\text {out }}=25 \mathrm{MHz} /$ <br> 100 Hz off Carrier 1 kHz off Carrier 10 kHz off Carrier 100 kHz off Carrier |  | $\begin{aligned} & -129 \\ & -145 \\ & -147 \\ & -157 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| tJIT ( $\Phi$ ) | RMS Phase Jitter <br> 25 MHz carrier, Integration Range 12 kHz to 20 MHz 25 MHz carrier, Integration Range 100 Hz to 1 MHz |  | $\begin{aligned} & 0.19 \\ & 0.19 \end{aligned}$ |  | ps |
| tr/tf | Output rise and fall times (20\%; 80\%) | 200 |  | 900 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. Crystal inputs $\leq F_{\text {max }}$. Outputs loaded with $50 \Omega$ to $V_{\text {DDO }} / 2$. CLOCK (LVCMOS levels at XTAL1 input) $50 \%$ duty cycle.

See Figures 4 and 7. See APPLICATION INFORMATION; Crystal Input Interface for CL loading.


Figure 4. AC Reference Measurement


Figure 5. Typical Phase Noise Plot of the NB3H83905C Operating at $25 \mathrm{MHz} \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V}$


Figure 6. Typical Phase Noise Plot of the NB3H83905C Operating at $25 \mathrm{MHz} \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=\mathbf{2 . 5} \mathrm{V}$


Figure 7. Typical Device Evaluation and Termination Setup - See Table 8

Table 8. TEST SUPPLY SETUP. VDDO SUPPLY MAY BE CENTERED ON 0.0 V (SCOPE GND) TO PERMIT DIRECT CONNECTION INTO "50 $\Omega$ TO GND" SCOPE MODULE. VDD

| Spec Condition: | Test Setup V ${ }_{\text {D }}$ : | Test Setup $\mathrm{V}_{\text {DDO }}$ : | Test Setup DUT GND: |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.135 \mathrm{~V}$ to $3.465 \mathrm{~V}(3.3 \mathrm{~V} \pm 5 \%)$ | 1.56 to 1.73 V | 1.56 to 1.73 V | -1.56 to -1.73 V |
| $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.375 \mathrm{~V}$ to $2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%)$ | 1.1875 to 1.3125 V | 1.1875 to 1.3125 V | -1.1875 to -1.3125 V |
| $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V}$ to 2.0 $\mathrm{V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V})$ | 0.8 to 1.0 V | 0.8 to 1.0 V | -0.8 to -1.0 V |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V} \text { to } 3.465 \mathrm{~V}(3.3 \mathrm{~V} \pm 5 \%) ; \\ & \mathrm{V}_{\mathrm{DDO}}=2.375 \mathrm{~V} \text { to } 2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%) \end{aligned}$ | 1.955 to 2.1525 V | 1.1875 to 1.3125 V | -1.1875 to -1.3125 V |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.135 \mathrm{~V} \text { to } 3.465 \mathrm{~V}(3.3 \mathrm{~V} \pm 5 \%) ; \\ & \mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V} \text { to } 2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}) \end{aligned}$ | 2.335 to 2.465 V | 0.8 to 1.0 V | -0.8 to -1.0 V |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.375 \mathrm{~V} \text { to } 2.625 \mathrm{~V}(2.5 \mathrm{~V} \pm 5 \%) ; \\ & \mathrm{V}_{\mathrm{DDO}}=1.6 \mathrm{~V} \text { to } 2.0 \mathrm{~V}(1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}) \end{aligned}$ | 1.575 to 1.625 V | 0.8 to 1.0 V | -0.8 to -1.0 V |

## NB3H83905C

## APPLICATION INFORMATION

## Crystal Input Interface

Figure 8 shows the NB3H83905C device crystal oscillator interface using a typical parallel resonant crystal. A parallel crystal with loading capacitance $\mathrm{C}_{\mathrm{L}}=18 \mathrm{pF}$ would use $\mathrm{C} 1=32 \mathrm{pF}$ and $\mathrm{C} 2=32 \mathrm{pF}$ as nominal values, assuming 4 pF of stray cap per line. The frequency accuracy and duty cycle skew can be fine tuned by adjusting the C 1 and C 2 values. For example, increasing the C 1 and C 2 values will reduce the operational frequency. Note R1 is optional and may be $0 \Omega$.


Figure 8. NB3H83905C Crystal Oscillator Interface * R1 is optional

## Termination

NB3H83905C device output series termination may be used by locating a $28 \Omega$ series resistor at the driver pin as shown in Figure 9. Alternatively, a Thevenin Parallel termination may be used by locating a $100 \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{DD}}$ and a $100 \Omega$ pullup resistor to GND at the receiver pin, instead of an Rs source termination resistor, Figure 10.

## Unused Input and Output Pins

All LVCMOS control pins have internal pull-ups or pull-downs; additional external resistors are not required (optionally $1 \mathrm{k} \Omega$ resistors may be used). All unused LVCMOS outputs can be left floating with no trace attached.

## Bypass

The $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDO}}$ supply pins should be bypassed with both a $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ cap from supply pins to GND.


Figure 9. Series Termination


Figure 10. Optional Thevenin Termination

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB3H83905CDG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| NB3H83905CDR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NB3H83905CDTG | TSSOP-16 <br> (Pb-Free) | 96 Units /Rail |
| NB3H83905CDTR2G | TSSOP-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NB3H83905CMNG | QFN-20 <br> (Pb-Free) | 92 Units / Rail |
| NB3H83905CMNTXG | QFN-20 <br> Pb-Free) | 3000 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

SOIC-16
CASE 751B-05
ISSUE K


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD DIMENSIONS

- MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) P
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL BE $0.127(0.005)$ TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 9.80 | 10.00 | 0.386 | 0.393 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 |  |
| G | 1.27 BSC |  | 0.049 |  |
| J | 0.19 | 0.25 | BSC |  |
| K | 0.10 | 0.25 | 0.008 | 0.004 |
| M | 0.009 |  |  |  |
| P | 5.80 | $7^{\circ}$ | 0.009 |  |
| R | 0.25 | 0.20 | 0.229 | $7^{\circ}$ |

SOLDERING FOOTPRINT*


DIMENSIONS: MILLIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

TSSOP-16
CASE 948F ISSUE B

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## NB3H83905C

## PACKAGE DIMENSIONS

QFN20 4x4, 0.5P
CASE 485BH
ISSUE O


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | --- | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.20 |  |
|  | 0.30 |  |
| D | 4.00 BSC |  |
| D2 | 2.60 |  |
| E | 2.80 |  |
| E2 | 4.00 |  |
| BSC |  |  |
| e | 2.80 | 2.50 |
| K | 0.20 |  |
| BSC | --- |  |
| L | 0.35 | 0.45 |
| L1 | 0.00 | 0.15 |



MOUNTING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and (11) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

