

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



#### **FEATURES**:

- Optimized for 2.5V LVTTL
- Guaranteed Low Skew < 25ps (max)</li>
- Very low duty cycle distortion < 300 (max)</li>
- High speed propagation delay < 1.8ns. (max)
- Up to 200MHz operation
- · Very low CMOS power levels
- · Hot insertable and over-voltage tolerant inputs
- 1:5 fanout buffer
- 2.5V VDD
- Available in TSSOP package
- For New Designs use functional replacement 8L30110


#### **APPLICATIONS:**

Clock and signal distribution


## **DESCRIPTION:**

The 5T90502.5V single data rate (SDR) clock buffer is a single-ended input to five single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to five single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. Multiple power and grounds reduce noise.

# FUNCTIONAL BLOCK DIAGRAM



#### **PIN CONFIGURATION**



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VDD	Power Supply Voltage	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage	-0.5 to VDD +0.5	V
TSTG	Storage Temperature	–65 to +165	°C
τJ	Junction Temperature	150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE(1)** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Tvp.	Max.	Unit
Cin	Input Capacitance	_	6	_	pF

NOTE:

1. This parameter is measured at characterization but not tested.

## **RECOMMENDED OPERATING RANGE**

TSSOP TOP VIEW

Symbol	Description	Min.	Тур.	Max.	Unit
ТА	Ambient Operating Temperature	-40	+25	+85	°C
Vdd	Internal Power Supply Voltage	2.3	2.5	2.7	V

#### **PIN DESCRIPTION**

Symbol	I/O	Type	Description
A		LVTTL	Clock input
G	Ι	LVTTL	Gate control for Qn outputs. When $\overline{G}$ is LOW, these outputs are enabled. When $\overline{G}$ is HIGH, these outputs are asynchronously disabled to the level designated by GL <sup>(1)</sup> .
GL		LVTTL	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	0	LVTTL	Clock outputs
Vdd		PWR	Power supply for the device core, inputs, and outputs
GND		PWR	Power supply return for power

NOTE:

1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE<sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(4)</sup>	Max	Unit
Ін	Input HIGH Current	$V_{DD} = 2.7V$ $V_I = V_{DD}/GND$			±5	μA
L IIL	Input LOW Current	VDD = 2.7V VI = GND/VDD			±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin = -18mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage		- 0.3		+3.6	V
VIH	DC Input HIGH <sup>(2)</sup>		1.7		_	V
VIL	DC Input LOW <sup>(3)</sup>		_		0.7	V
Vон	Output HIGH Voltage	Іон = -12mA	Vdd - 0.4		_	V
		Іон = -100иА	Vdd - 0.1		_	V
Vol	Output LOW Voltage	$I_{OL} = 12mA$	_		0.4	V
		Iol = 100µA	-		0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Voltage required to maintain a logic HIGH.

3. Voltage required to maintain a logic LOW.

4. Typical values are at VDD = 2.5V, +25°C ambient.

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Тур.	Max	Unit
IDDQ	Quiescent Vod Power Supply Current	V <sub>DD</sub> = Max., Reference Clock = LOW Outputs enabled, All outputs unloaded	1	1.5	mA
Iddd	Dynamic Vod Power Supply Current per Output	$V_{DD} = Max., CL = 0pF$	100	150	μA/MHz
Ітот	Total Power Vod Supply Current	Vdd = 2.5V., Freference clock = 100MHz, Cl = $15pF$	50	65	mA
		Vdd = 2.5V., Freference clock = $200MHz$ , Cl = $15pF$	75	100	

NOTE:

1. The termination resistors are excluded from these measurements.

## INPUT AC TEST CONDITIONS

Symbol	Parameter	Value	Units
VIH	Input HIGH Voltage	Vdd	V
VIL	Input LOW Voltage	0	V
Vth	Input Timing Measurement Reference Level <sup>(1)</sup>	Vdd/2	V
tr, tr	Input Signal Edge Rate <sup>(2)</sup>	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

#### AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE<sup>(4)</sup>

Symbol	Parameter	Min.	Тур.	Мах	Unit
Skew Parameters			• _	-	
tsκ(o)	Same Device Output Pin-to-Pin Skew <sup>(1)</sup>			25	ps
tsk(p)	Pulse Skew <sup>(2)</sup>			300	ps
tsk(pp)	Part-to-Part Skew <sup>(3)</sup>	_	_	300	ps
Propagation Dela	У			_	
<b>t</b> PLH	Propagation Delay A to Qn	_	-	1.8	ns
tрні					
tr	Output Rise Time (20% to 80%)	350		850	ps
tF	Output Fall Time (20% to 80%)	350		850	ps
fo	Frequency Range	_	_	200	MHz
Output Gate Enab	ble/Disable Delay				
<b>t</b> PGE	Output Gate Enable to On		_	3.5	ns
tpgd	Output Gate Enable to Qn Driven to GL Designated Level	_	_	3	ns

NOTES:

1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.


2. Skew measured is the difference between propagation delay times tPHL and tPLH of any output under identical input and output transitions and load conditions on any one device.

3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical VDD levels and

temperature.

4. Guaranteed by design.

## AC TIMING WAVEFORMS




#### Propagation and Skew Waveforms

NOTE: Pulse Skew is calculated using the following expression:

tsk(p) = | tphl - tplh |

where tPHL and tPLH are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the tPHL and tPLH shown are not valid measurements for this calculation because they are not taken from the same pulse.

NOTE:




#### Gate Disable/Enable Showing Runt Pulse Generation

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their G signal to avoid this problem.

#### REVISION A 11/2/15

# **TEST CIRCUIT AND CONDITIONS**




Test Circuit for Input/Output

# INPUT/OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
VTH	Vdd / 2	V
R1	100	Ω
R2	100	Ω
CL	15	pF

#### **ORDERING INFORMATION**



## **REVISION HISTORY**

Rev	Table	Page	Discription of Change	Date
A		1	NRND - Not Recommended for New Designs	5/5/13
А		1	Product Discontinuation Notice - Last time buy expires 11/2/2016. PDN# CQ-15-05	11/2/15



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, California 95138

#### Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.