

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

2.5V / 3.3V 1:2 Differential LVPECL Clock / Data Fanout Buffer

Multi-Level Inputs with Internal Termination

Description

The NB6L611 is a differential 1:2 clock or data fanout buffer. The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VTD pins and will accept LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels.

The V_{REFAC} reference output can be used to rebias capacitor-coupled differential or single-ended input signals. When used, decouple V_{REFAC} with a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When used, decouple V_{REFAC} with a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{REFAC} output should be left open.

The device is housed in a small 3x3 mm 16 pin QFN package.

The NB6L611 is a member of the ECLinPS MAX[™] family of high performance clock and data management products.


Features

- Input Clock Frequency > 4.0 GHz
- 280 ps Typical Propagation Delay
- 100 ps Typical Rise and Fall Times
- 0.5 ps maximum RMS Clock Jitter
- Differential LVPECL Outputs, 780 mV Amplitude, typical
- LVPECL Operating Range: $V_{CC} = 2.375$ V to 3.63 V with $V_{EE} = 0$ V
- NECL Operating Range: $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -3.63 V
- Internal Input Termination Resistors, 50 Ω
- V_{REFAC} Reference Output Voltage
- $\bullet\,$ Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- -40°C to +85°C Ambient Operating Temperature
- These are Pb–Free Devices



ON Semiconductor®

http://onsemi.com



*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 2. Pin Configuration (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description	
1	VTD	-	Internal 50 Ω Termination Pin for D input.	
2	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Noninverted Differential Input. Note1. Internal 50 Ω Resistor to Termination Pin, VTD.	
3	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Inverted Differential Input. Note 1. Internal 50 Ω Resistor to Termination Pin, $\overline{\text{VTD}}$.	
4	VTD	-	Internal 50 Ω Termination Pin for \overline{D} input.	
5	V _{CC}	-	Positive Supply Voltage	
6	V _{REFAC}		Output Reference Voltage for direct or capacitor coupled inputs	
7	V _{EE}	-	Negative Supply Voltage	
8	V _{CC}	-	Positive Supply Voltage	
9	Q1	LVPECL Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} – 2.0 V.	
10	Q1	LVPECL Output	Noninverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} – 2.0 V.	
11	<u>Q0</u>	LVPECL Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} – 2.0 V.	
12	Q0	LVPECL Output	Noninverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} – 2.0 V.	
13	V _{CC}	-	Positive Supply Voltage	
14	V _{EE}	-	Negative Supply Voltage	
15	V _{EE}	-	Negative Supply Voltage	
16	V _{CC}	-	Positive Supply Voltage	
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to V_{EE} on the PC board.	

1. In the differential configuration when the input termination pins (VTD, VTD) are connected to a common termination voltage or left open, and if no signal is applied on D/D input, then, the device will be susceptible to self-oscillation.
All V_{CC} and V_{EE} pins must be externally connected to a power supply for proper operation.

Table 2. ATTRIBUTES

Cha	Value			
ESD Protection	Human Body Model Machine Model	> 2 kV > 200V		
Moisture Sensitivity	16–QFN	Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	V _{EE} = 0 V		4.0	V
V_{EE}	Negative Power Supply	V _{CC} = 0 V		-4.0	V
V _{IO}	Positive Input/Output Voltage Negative Input/Output Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} -0.5 \leq V_{Io} \leq V_{CC} + 0.5 \\ +0.5 \geq V_{Io} \geq V_{EE} - 0.5 \end{array}$	4.5 -4.5	V V
V _{INPP}	Differential Input Voltage D - D			$V_{CC}-V_{EE}$	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		45 80	mA mA
I _{OUT}	Output Current (LVPECL Output)	Continuous Surge		50 100	mA mA
IVREFAC	V _{REFAC} Sink/Source Current			±2.0	mA
T _A	Operating Temperature Range	16 QFN		-40 to +85	°C
T _{stg}	Storage Temperature Range			–65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 3)	QFN-16	4	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, Multi-Level Inputs V_{CC} = 2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to 3.63 V, V_{EE} -3.63 V, $T_{\Delta} = -40^{\circ}$ C to $+85^{\circ}$ C

0.00 V, I	A = -40°C to +85°C	-	-		
Symbol	Characteristic	Min	Тур	Max	Unit
POWER S	SUPPLY CURRENT				
I _{CC}	Power Supply Current (Inputs and Outputs Open)	30	45	60	mA
LVPECL C	DUTPUTS (Notes 4 and 5)				
V _{OH}	Output HIGH Voltage $\label{eq:VCC} \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array}$	V _{CC} - 1075 2225 1425	V _{CC} – 950 2350 1550	V _{CC} - 825 2475 1675	mV
V _{OL}	Output LOW Voltage $ \begin{array}{c} V_{CC} = 3.3V \\ V_{CC} = 2.5V \end{array} $	V _{CC} - 1875 1475 675	V _{CC} – 1725 1575 775	V _{CC} - 1625 1675 875	mV
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 9 and 10) (Note 6	i)			
V _{th}	Input Threshold Reference Voltage Range (Note 7)	V _{EE} + 1050		V _{CC} – 150	mV
V _{IH}	Single-ended Input HIGH Voltage	V _{th} + 150		V _{CC}	mV
V _{IL}	Single-ended Input LOW Voltage	V _{EE}		V _{th} – 150	mV
V _{ISE}	Single-ended Input Voltage Amplitude (VIH - VIL)	300		$V_{CC}-V_{EE}$	mV
V _{REFAC}					
V _{REFAC}	Output Reference Voltage ($V_{CC} \ge 25 \text{ V}$)	V _{CC} - 1.525	V _{CC} - 1.425	V _{CC} - 1.325	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 11, 12 and 13)	(Note 8)			
V _{IHD}	Differential Input HIGH Voltage	V _{EE} + 1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} – 150	mV
V _{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	V _{EE} + 150		$V_{CC}-V_{EE}$	mV
V _{CMR}	Input Common Mode Range (Differential Configuration) (Note9)	V _{EE} + 950		V _{CC} – 75	mV
I _{IH}	Input HIGH Current D/D, (VTD/VTD Open)	-150		150	μA
IIL	Input LOW Current D/D, (VTD/VTD Open)	-150		150	μA
TERMINA	TION RESISTORS	•	•	•	
R _{TIN}	Internal Input Termination Resistor (Measured from D to VTD)	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. LVPECL outputs loaded with 50 Ω to V_{CC} – 2.0 V for proper operation. 5. Input and output parameters vary 1:1 with V_{CC}.

6. V_{th} , V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously. 7. V_{th} is applied to the complementary input when operating in single–ended mode.

8. VIHD, VILD, VID and VCMR parameters must be complied with simultaneously.

V_{CMR} minimum varies 1:1 with V_{EE}, V_{CMR} maximum varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS V_{CC} = 2.375 V to 3.63 V, V_{EE} = 0 V, or V_{CC} = 0 V, V_{EE} = -2.375 V to -3.63 V,

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C; \text{ (Note 10)}$

Symbol	Characteristic			Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude (@ V _{INPP}) (Note 14) (See Figure 3)	f _{in} ≤ 1.5 GHz f _{in} = 2.0 GHz f _{in} = 3.0 GHz f _{in} = 4.0 GHz	725 520 320 170	780 680 500 400		mV
t _{PD}	Propagation Delay	D to Q	225	280	375	ps
t _{SKEW}	Duty Cycle Skew (Note 11) Within Device Skew Device to Device Skew (Note 12)			3	15 15 80	ps
t _{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%)	$f_{in} \le 4.0 \text{ GHz}$	40	50	60	ps
t _{JITTER}	RMS Random Clock Jitter (Note 13)	f _{in} ≤4.0 GHz		0.2	0.5	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 14)		150		V _{CC} – V _{EE}	mV
t _r ,t _f	Output Rise/Fall Times @ 0.5 GHz (20% – 80%)	Q, <u>Q</u>		100	170	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit

values are applied individually under normal operating conditions and not valid simultaneously. 10. Measured by forcing V_{INPP} (MIN) from a 50% duty cycle clock source. All loading with an external $R_L = 50 \Omega$ to $V_{CC} - 2.0 V$. Input edge rates

40 ps (20% – 80%). 11. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw} - and T_{pw} + @ 0.5GHz.

12. Device to device skew is measured between unreferring outputs using the deviations of the sum of r_{pw} and r_{pw} (@ 0.5GH

13. Additive RMS jitter with 50% duty cycle clock signal.

14. Input and output voltage swing is a single-ended measurement operating in differential mode.






Figure 3. Output Voltage Amplitude (V_{OUTPP}) versus Output Frequency at Ambient Temperature (Typical)





The above phase noise plots captured using Agilent E5052A show additive phase noise of the NB6L611 device at frequencies 311.04 MHz, 622.08 MHz, 1 GHz and 2 GHz respectively at an operating voltage of 3.3 V in room temperature. The RMS Phase Jitter contributed by the


device (integrated between 12 kHz and 20 MHz; as shown in the shaded region of the plot) at each of the frequencies is 44 fs, 11 fs, 8 fs and 6 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.
















Figure 11. Differential Inputs Driven Differentially








Figure 13. V_{CMR} Diagram















Figure 17. Standard 50 Ω Load CML Interface



*V_{REFAC} bypassed to ground with a 0.01 μF capacitor





Figure 20. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
NB6L611MNG	QFN-16 (Pb-free)	123 Units / Rail
NB6L611MNR2G	QFN–16 (Pb–free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NB6L611), may be covered by U.S. patents including 6,362,644. There may be other patents pending. ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and IIII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use personal state SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro-ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.