阅读申明

1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader’ s learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers’ technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with “Datasheets”.

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer™ Jr.

5T9070

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 **DATASHEET**

FEATURES:

- Optimized for 2.5V LVTTL
- Guaranteed Low Skew < 125ps (max)
- Very low duty cycle distortion < 300ps (max)
- High speed propagation delay < 2ns. (max)
- Up to 200MHz operation
- Very low CMOS power levels
- Hot insertable and over-voltage tolerant inputs
- 1:10 fanout buffer
- 2.5V V_{DD}
- Available in TSSOP package
- *NOT RECOMMENDED FOR NEW DESIGNS*
- *For replacement part use 8T39S11*

APPLICATIONS:

- Clock and signal distribution

DESCRIPTION:

The 5t9070 2.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network.

The 5t9070 has two output banks that can be asynchronously enabled/disabled. Multiple power and grounds reduce noise.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
V_{DD}	Power Supply Voltage	–0.5 to +3.6	V
V_I	Input Voltage	–0.5 to +3.6	V
V_O	Output Voltage	–0.5 to V_{DD} +0.5	V
T_{STG}	Storage Temperature	–65 to +165	°C
T_J	Junction Temperature	150	°C

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1) (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Typ.	Max.	Unit
C_{IN}	Input Capacitance	—	6	—	pF

NOTE:
1. This parameter is measured at characterization but not tested.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Typ.	Max.	Unit
T_A	Ambient Operating Temperature	–40	+25	+85	°C
V_{DD}	Internal Power Supply Voltage	2.3	2.5	2.7	V

PIN DESCRIPTION

Symbol	I/O	Type	Description
A	I	LVTTL	Clock input
$\overline{G1}$	I	LVTTL	Gate for outputs Q_1 through Q_5. When $\overline{G1}$ is LOW, these outputs are enabled. When $\overline{G1}$ is HIGH, these outputs are asynchronously disabled to the level designated by GL[1].
$\overline{G2}$	I	LVTTL	Gate for outputs Q_6 through Q_{10}. When $\overline{G2}$ is LOW, these outputs are enabled. When $\overline{G2}$ is HIGH, these outputs are asynchronously disabled to the level designated by GL[1].
GL	I	LVTTL	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	O	LVTTL	Clock outputs
V_{DD}		PWR	Power supply for the device core, inputs, and outputs
GND		PWR	Power supply return for power

NOTE:

1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE [1]

Symbol	Parameter	Test Conditions	Min.	Typ.[4]	Max	Unit
I_{IH}	Input HIGH Current	V_{DD} = 2.7V $V_I = V_{DD}/GND$	—	—	±5	µA
I_{IL}	Input LOW Current	V_{DD} = 2.7V $V_I = GND/V_{DD}$	—	—	±5	
V_{IK}	Clamp Diode Voltage	V_{DD} = 2.3V, I_{IN} = -18mA	—	- 0.7	- 1.2	V
V_{IN}	DC Input Voltage		- 0.3		+3.6	V
V_{IH}	DC Input HIGH[2]		1.7		—	V
V_{IL}	DC Input LOW[3]		—		0.7	V
V_{OH}	Output HIGH Voltage	I_{OH} = -12mA	V_{DD} - 0.4		—	V
		I_{OH} = -100µA	V_{DD} - 0.1		—	V
V_{OL}	Output LOW Voltage	I_{OL} = 12mA	—		0.4	V
		I_{OL} = 100µA	—		0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. Voltage required to maintain a logic HIGH.
3. Voltage required to maintain a logic LOW.
4. Typical values are at V_{DD} = 2.5V, +25°C ambient.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]	Typ.	Max	Unit
I_{DDQ}	Quiescent V_{DD} Power Supply Current	V_{DD} = Max., Reference Clock = LOW Outputs enabled, All outputs unloaded	1.5	2	mA
I_{DDD}	Dynamic V_{DD} Power Supply Current per Output	V_{DD} = Max., V_{DD} = Max., C_L = 0pF	150	200	µA/MHz
I_{TOT}	Total Power V_{DD} Supply Current	V_{DD} = 2.5V., $F_{REFERENCE\ CLOCK}$ = 100MHz, C_L = 15pF	70	90	mA
		V_{DD} = 2.5V., $F_{REFERENCE\ CLOCK}$ = 200MHz, C_L = 15pF	100	150	

NOTE:

1. The termination resistors are excluded from these measurements.

INPUT AC TEST CONDITIONS

Symbol	Parameter	Value	Units
V_{IH}	Input HIGH Voltage	V_{DD}	V
V_{IL}	Input LOW Voltage	0	V
V_{TH}	Input Timing Measurement Reference Level[1]	V_{DD}/2	V
t_R, t_F	Input Signal Edge Rate[2]	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE[4]

Symbol	Parameter	Min.	Typ.	Max	Unit
Skew Parameters					
$t_{SK(O)}$	Same Device Output Pin-to-Pin Skew[1]	—	—	125	ps
$t_{SK(P)}$	Pulse Skew[2]	—	—	300	ps
$t_{SK(PP)}$	Part-to-Part Skew[3]	—	—	300	ps
Propagation Delay					
t_{PLH} t_{PHL}	Propagation Delay A to Qn	—	—	2	ns
t_R	Output Rise Time (20% to 80%)	350	—	850	ps
t_F	Output Fall Time (20% to 80%)	350	—	850	ps
f_O	Frequency Range	—	—	200	MHz
Output Gate Enable/Disable Delay					
t_{PGE}	Output Gate Enable to Qn	—	—	3.5	ns
t_{PGD}	Output Gate Enable to Qn Driven to GL Designated Level	—	—	3	ns

NOTES:

1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.
2. Skew measured is the difference between propagation delay times t_{PHL} and t_{PLH} of any output under identical input and output transitions and load conditions on any one device.
3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical V_{DD} levels and temperature.
4. Guaranteed by design.

AC TIMING WAVEFORMS



Propagation and Skew Waveforms

NOTE: Pulse Skew is calculated using the following expression:

$t_{SK(P)} = | t_{PHL} - t_{PLH} |$

where t_{PHL} and t_{PLH} are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the t_{PHL} and t_{PLH} shown are not valid measurements for this calculation because they are not taken from the same pulse.



Gate Disable/Enable Runt Pulse Generation

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their $\overline{Gx}$ signals to avoid this problem.

TEST CIRCUIT AND CONDITIONS



Test Circuit for Input/Output

INPUT/OUTPUT TEST CONDITIONS

Symbol	V_{DD} = 2.5V ± 0.2V	Unit
V_{TH}	V_{DD} / 2	V
R1	100	Ω
R2	100	Ω
C_L	15	pF

ORDERING INFORMATION



REVISION HISTORY

Rev	Table	Page	Discription of Change	Date
A		1	NRND - Not Recommended for New Designs	5/5/13
A		7	Ordering Information - removed PA leaded device Updated datsheet format	4/14/15
A		1	Product Discontinuation Notice - Last Time Buy Expires September 7, 2016. PDN# N-16-02.	3/10/16

Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, California 95138

Sales
800-345-7015 or +408-284-8200
Fax: 408-284-2775
www.IDT.com

Technical Support
email: clocks@idt.com