

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

2.5V / 3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 LVPECL Clock/Data Fanout / Translator

Multi-Level Inputs w/ Internal Termination

The NB6LQ572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock / Data fanout buffer that operates up to 5 GHz / 6.5 Gbps respectively with a 2.5 V or 3.3 V power supply.

Each INx/INx input pair incorporates a fixed Equalizer Receiver, which when placed in series with a Clock / Data path, will enhance the degraded signal transmitted across an FR4 backplane or cable interconnect. For applications that do not require Equalization, consider the NB6L572, which is pin-compatible to the NB6LQ572.

The differential Clock / Data inputs have internal 50 Ω termination resistors and will accept differential LVPECL, CML, or LVDS logic levels. The NB6LQ572 incorporates a pair of Select pins that will choose one of four differential inputs and will produce two identical LVPECL output copies of Clock or Data. As such, the NB6LQ572 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The two differential LVPECL outputs will swing 750 mV when externally loaded and terminated with a 50 Ω resistor to V_{CC} – 2 V and are optimized for low skew and minimal jitter.

The NB6LQ572 is offered in a low profile 5x5 mm 32-pin QFN Pb-Free package. Application notes, models, and support documentation are available at www.onsemi.com.

The NB6LQ572 is a member of the ECLinPS MAX[™] family of high performance clock products.


Features

- Input Data Rate > 6.5 Gb/s Typical
- Data Dependent Jitter < 10 ps
- Maximum Input Clock Frequency > 5 GHz Typical
- Random Clock Jitter < 0.8ps RMS
- Fixed Input Equalization
- Low Skew 1:2 LVPECL Outputs, < 15 ps max
- 4:1 Multi-Level Mux Inputs, accepts LVPECL, CML LVDS
- 150ps Typical Propagation Delay
- 55ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 800 mV peak-to-peak, typical
- Operating Range: $V_{CC} = 2.375$ V to 3.6 V
- Internal 50 Ω Input Termination Resistors
- V_{REFAC} Reference Output
- QFN-32 Package, 5mm x 5mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb–Free Devices




ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.








Figure 2. Pinout: QFN-32 (Top View)

Table 1. Input Select Function Table

SEL1*	SEL0*	Clock / Data Input Selected	
0	0	IN0 Input Selected	
0	1	IN1 Input Selected	
1	0	IN2 Input Selected	
1	1	IN3 Input Selected	

*Defaults HIGH when left open.

Table 2. PIN DESCRIPTION

Pin Num- ber	Pin Name	I/O	Pin Description
1, 4 5, 8 25, 28 29, 32	IN0, <u>IN0</u> IN1, <u>IN1</u> IN2, <u>IN2</u> IN3, <u>IN3</u>	LVPECL, CML, LVDS Input	Noninverted, Inverted, Differential Clock or Data Inputs
2, 6 26, 30	VT0, VT1 VT2, VT3		Internal 100 Ω Center-tapped Termination Pin for INx / $\overline{\text{INx}}$
15 18	SEL0 SEL1	LVTTL/LVCMOS Input	Input Select pins, default HIGH when left open through a 94 k Ω pullup resistor. Input logic threshold is V _{CC} / 2. See Select Function, Table 1.
14, 19	NC	-	No Connect
10, 13, 16 17, 20, 23	V _{CC}	-	Positive Supply Voltage.
11, 12 21, 22	<u>Q0</u> , Q0 <u>Q1</u> , Q1	LVPECL Output	Non-inverted, Inverted Differential Outputs.
9, 24	GND		Negative Supply Voltage
3 7 27 31	VREFAC0 VREFAC1 VREFAC2 VREFAC3	-	Output Voltage Reference for Capacitor-Coupled Inputs
-	EP	-	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND.

In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or left open, and if no signal is applied on INx/INx input, then the device will be susceptible to self-oscillation.
All V_{CC} and GND pins must be externally connected to a power supply for proper operation.

Table 3. ATTRIBUTES

Characteristi	Value				
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V			
R _{PU} – SELx Input Pull-up Resistor	94 kΩ				
Moisture Sensitivity (Note 3)	QFN-32	Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	221				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		-0.5 to +4.0	V
V _{IN}	Positive Input Voltage	GND = 0 V		–0.5 to V _{CC} +0.5	V
V _{INPP}	Differential Input Voltage IN – IN			1.89	V
I _{OUT}	LVPECL Output Current	Continuous Surge		50 100	mA
I _{IN}	Input current Through RT (50 Ω resistor)			±40	mA
IVREFAC	V _{REFAC} Sink or Source Current			±1.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case) (Note 4)		QFN-32	12	°C/W
T _{sol}	Wave Solder	\leq 20 sec		265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT V_{CC} = 2.375 V to 3.6 V, GND = 0 V, T_A = -40° C to $+85^{\circ}$ C (Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER S	SUPPLY				
V _{CC}	Power Supply Voltage $V_{CC} = 2.5 V V_{CC} = 3.3 V$	2.375 3.0	2.5 3.3	2.625 3.6	V
I _{CC}	Power Supply Current for V_{CC} (Inputs and Outputs Open)		75	110	mA
	DUTPUTS				
V _{OH}	Output HIGH Voltage (Note 6) $ \begin{array}{c} V_{CC} = 2.5 \ V \\ V_{CC} = 3.3 \ V \end{array} $	V _{CC} – 1145 1355 2155	V _{CC} - 900 1600 2400	V _{CC} - 800 1700 2500	mV
V _{OL}	Output LOW Voltage (Note 6) $ \begin{array}{c} V_{CC} = 2.5 \ V \\ V_{CC} = 3.3 \ V \end{array} $	V _{CC} – 2000 500 1300	V _{CC} – 1700 800 1600	V _{CC} - 1500 1000 1800	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figure	es 5 and 6)			
V _{IH}	Single-ended Input HIGH Voltage	V _{th} + 100		V _{CC}	mV
V _{IL}	Single-ended Input LOW Voltage	GND		$V_{th} - 100$	mV
V _{th}	Input Threshold Reference Voltage Range (Note 8)	1100		V _{CC} - 100	mV
V _{ISE}	Single-ended Input Voltage (VIH - VIL)	200		1200	mV
VREFAC					
V _{REFAC}	Output Reference Voltage (100 µA Load)	V _{CC} – 1300	V _{CC} - 1100	V _{CC} - 900	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Note 9) (Figures 7 and	d 8)			
V _{IHD}	Differential Input HIGH Voltage (IN _x , \overline{IN}_x)	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage (IN _x , \overline{IN}_x)	0		V _{IHD} – 100	mV
V _{ID}	Differential Input Voltage (IN _x , \overline{IN}_x) (V _{IHD} – V _{ILD})	100		1200	mV
V _{CMR}	Input Common Mode Range (Differential Configuration) (Note 10) (Figure 9)	1150		V _{CC} – 50	mV
I _{IH}	Input HIGH Current IN_x/\overline{IN}_x (VT _x / \overline{VT}_x Open)	-150		150	μΑ
IIL	Input LOW Current IN_x/\overline{IN}_x (VT_x/\overline{VT}_x Open)	-150		150	μΑ
CONTRO	L INPUT (SELx Pin)				
V _{IH}	Input HIGH Voltage for Control Pin	2.0		V _{CC}	V
V _{IL}	Input LOW Voltage for Control Pin	GND		0.8	V
I _{IH}	Input HIGH Current	-150		150	μA
I _{IL}	Input LOW Current	-150		150	μA
TERMINA	TION RESISTORS				
R _{TIN}	Internal Input Termination Resistor (Measured from INx to VTx)	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and Output parameters vary 1:1 with V_{CC}. 6. LVPECL outputs loaded with 50 Ω to V_{CC} – 2 V for proper operation.

Vth, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
Vth is applied to the complementary input when operating in single–ended mode.

 V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.
V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Symbol	Characteristic			Тур	Max	Unit
f _{MAX}	Maximum Input Clock Frequency	$V_{OUT} \ge 450 \text{ mV}$	5	6		GHz
f _{DATAMAX}	Maximum Operating Data Rate	NRZ, (PRBS23)	6.5	8		Gbps
f _{SEL}	Maximum Toggle Frequency, SELx		4	10		MHz
V _{OUTPP}	Output Voltage Amplitude (@ $V_{INPPmin}$) f _{in} \leq 5 GHz	: (Note 11) (Figures 3 and 10)	450	800		mV
t _{PLH} , t _{PHL}	Propagation Delay to Differential Outputs Measured at Differential Crosspoint	INx/INx to Qx/Qx @1 GHz @ 50 MHz SELn to Qx	100	175 5	250 10	ps ns
t _{PD Tempco}	Differential Propagation Delay Temperature Coeffic	sient		100		∆fs/°C
tskew	Output – Output skew (within device) (Note 13) Device – Device skew (t _{pdmax} – t _{pdmin})			0 30	15 100	ps
t _{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%) f _{in} = 1 GHz		45	50	55	%
$\Phi_{\sf N}$	Phase Noise, f _{in} = 1 GHz	10 kHz 100 kHz 1 MHz 10 MHz 20 MHz		-134 -136 -149 -150 -150		dBc
t _{∫ΦN}	Integrated Phase Jitter (Figure 1) fin = 1GHz, 12 kHz - 20 MHz Offset (RMS)			35		fs
t _{JITTER}	Random Clock Jitter, RJ(RMS), (Note 14) Deterministic Jitter, DJ (Note 15)			0.2	0.8 10	ps
	Crosstalk Induced Jitter (Adjacent Channel) (Note	16)			0.7	psRMS
V _{INPP}	Input Voltage Swing (Differential Configuration) (Note 17)		100		1200	mV
t _{r.} , t _f	Output Rise/Fall Times @ 1 GHz; (20% - 80%), Qx, Qx		25	50	75	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a V_{INPPmin} source, 50% duty cycle clock source. All output loading with external 50 Ω to V_{CC} – 2 V. Input edge rates 40 ps (20% – 80%).

12. Output voltage swing is a single-ended measurement operating in differential mode.

13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the cross-point of the outputs.

14. Additive RMS jitter with 50% duty cycle clock signal.

15. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23.

16. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs.

17. Input voltage swing is a single-ended measurement operating in differential mode.





Figure 3. Clock Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typical)








Figure 6. V_{th} Diagram






Figure 5. Differential Input Driven Single-Ended










 $\mathsf{V}_{\mathsf{E}\mathsf{E}}$




















Figure 13. LVDS Interface




Figure 14. Standard 50 Ω Load CML Interface






Figure 15. Capacitor–Coupled Differential Interface (V_T Connected to External V_{REFAC})

*V_{REFAC} bypassed to ground with a 0.01 μF capacitor.









Figure 17. Typical NB6LQ572 Equalizer Application and Interconnect with PRBS23 Pattern at 6.5 Gbps

DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NB6LQ572MNG	QFN-32 (Pb-Free)	74 Units / Rail
NB6LQ572MNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b APPLIES TO PLATED 2 з.
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.800	0.900	1.000		
A1	0.000	0.025	0.050		
A3	0.	0.200 REF			
b	0.180	0.250	0.300		
D	5	.00 BSC			
D2	2.950	3.100	3.250		
E	5.00 BSC				
E2	2.950	3.100	3.250		
е	0.500 BSC				
Κ	0.200				
L	0.300	0.400	0.500		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative