

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。


Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



ICS854S202I

DATASHEET

General Description


DIDT

The ICS854S202I is a 12:2 Differential-to-LVDS Clock Multiplexer which can operate up to 3GHz. The ICS854S202I has twelve selectable differential clock inputs, any of which can be independently routed to either of the two LVDS outputs. The CLKx, nCLKx input pairs can accept LVPECL, LVDS, CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits.

Features

- Two differential 3.3V LVDS clock outputs
- · Twelve selectable differential clock inputs
- CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 3GHz
- Propagation delay: 1.1ns (maximum)
- Input skew: 100ps (maximum)
- Output skew: 50ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Additive phase jitter, RMS (12kHz 20MHz): 0.16ps (typical)
- Full 3.3V operating supply mode
- -40°C to 85°C ambient operating temperature

Pin Assignment



Block Diagram

Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

Number	Name		Туре	Description
1	CLK2	Input	Pulldown	Non-inverting differential clock input.
2	nCLK2	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
3, 4, 9, 10	SELA_0, SELA_1, SELA_2, SELA_3	Input	Pulldown	Clock select pins for Bank A output pair. See Control Input Function Table. LVCMOS/LVTTL interface levels. See Table 3B.
5, 18, 32, 43	V _{DD}	Power		Power supply pins.
6, 7	QA, nQA	Output		Clock outputs. LVDS interface levels.
8, 15, 22, 29, 39, 46	GND	Power		Power supply ground.
11	CLK3	Input	Pulldown	Non-inverting differential clock input.
12	nCLK3	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
13	nCLK4	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
14	CLK4	Input	Pulldown	Non-inverting differential clock input.
16	nCLK5	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
17	CLK5	Input	Pulldown	Non-inverting differential clock input.
18, 43	V _{DD}	Power		Positive supply pins.
19	OEA	Input	Pullup	Output enable pin. Controls enabling and disabling of QA, nQA output pair. LVCMOS/LVTTL interface levels.
20	CLK6	Input	Pulldown	Non-inverting differential clock input.
21	nCLK6	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
23	CLK7	Input	Pulldown	Non-inverting differential clock input.
24	nCLK7	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
25	nCLK8	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
26	CLK8	Input	Pulldown	Non-inverting differential clock input.
27, 28, 33, 34	SELB_3, SELB_2, SELB_1, SELB_0	Input	Pulldown	Clock select pins for Bank B output pair. See Control Input Function Table. LVCMOS/LVTTL interface levels. See Table 3C.
30, 31	nQB, QB	Output		Clock outputs. LVDS interface levels.
35	nCLK9	Input	Pullup/Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.
36	CLK9	Input	Pulldown	Non-inverting differential clock input.
37	nCLK10	Input	Pullup/Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.
38	CLK10	Input	Pulldown	Non-inverting differential clock input.
40	nCLK11	Input	Pullup/Pulldown	Inverting differential clock input. $V_{DD}/2$ default when left floating.
41	CLK11	Input	Pulldown	Non-inverting differential clock input.
42	OEB	Input	Pullup	Output enable pin. Controls enabling and disabling of QB, nQB output pair. LVCMOS/LVTTL interface levels.
44	CLK0	Input	Pulldown	Non-inverting differential clock input.

Number	Name	Туре		Description	
45	nCLK0	Input	Pullup/Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating	
47	CLK1	Input	Pulldown	Non-inverting differential clock input.	
48	nCLK1	Input	Pullup/Pulldown	Inverting differential clock input. V _{DD} /2 default when left floating.	

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Function Tables

Table 3A. OEA, OEB Control Input Function Table

Input	Output
OEA, OEB	QA, nQA, QB, nQB
0	Disabled (Logic LOW)
1	Active (default)

	Contro	ol Input		Innut Selected to OA InOA
SELA_3	SELA_2	SELA_1	SELA_0	Input Selected to QA, nQA
0	0	0	0	CLK0, nCLK0 (default)
0	0	0	1	CLK1, nCLK1
0	0	1	0	CLK2, nCLK2
0	0	1	1	CLK3, nCLK3
0	1	0	0	CLK4, nCLK4
0	1	0	1	CLK5, nCLK5
0	1	1	0	CLK6, nCLK6
0	1	1	1	CLK7, nCLK7
1	0	0	0	CLK8, nCLK8
1	0	0	1	CLK9, nCLK9
1	0	1	0	CLK10, nCLK10
1	0	1	1	CLK11, nCLK11
1	1	0	0	Output at logic LOW
1	1	0	1	Output at logic LOW
1	1	1	0	Output at logic LOW
1	1	1	1	Output at logic LOW

Table 3B. SEL_A Control Input Function Table

Table 3C. SEL_B Control Input Function Table

	Contro	ol Input		Input Selected to QA, nQA
SELB_3	SELB_2	SELB_1	SELB_0	
0	0	0	0	CLK0, nCLK0 (default)
0	0	0	1	CLK1, nCLK1
0	0	1	0	CLK2, nCLK2
0	0	1	1	CLK3, nCLK3
0	1	0	0	CLK4, nCLK4
0	1	0	1	CLK5, nCLK5
0	1	1	0	CLK6, nCLK6
0	1	1	1	CLK7, nCLK7
1	0	0	0	CLK8, nCLK8
1	0	0	1	CLK9, nCLK9
1	0	1	0	CLK10, nCLK10
1	0	1	1	CLK11, nCLK11
1	1	0	0	Output at logic LOW
1	1	0	1	Output at logic LOW
1	1	1	0	Output at logic LOW
1	1	1	1	Output at logic LOW

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{DD}	4.6V	
Inputs, V _I	-0.5V to V _{DD} + 0.5V	
Outputs, I _O (LVDS)		
Continuous Current	10mA	
Surge Current	15mA	
Package Thermal Impedance, θ_{JA}	70.2°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Characteristic Tables

Table 4A. Power Supply DC Characteristics, V_{DD} = $3.3V \pm 5\%$, T_A = $-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			110	138	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2.2		V _{DD} + 0.3	V
V _{IL}	Input Low Volta	ge		-0.3		0.8	V
	Input High	SELA_[3:0], SELB_[3:0	V _{DD} = 3.465V			150	μA
	Current	OEA, OEB	V _{DD} = 3.465V			10	μA
IIL	Input Low S	SELA_[3:0, SELB_[3:0	V _{DD} = 3.465V, V _{IN} = 0V	-10			μA
	Current	OEA, OEB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK[0:11], nCLK[0:11]	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	CLK[0:11]	V _{DD} = 3.465V, V _{IN} = 0V	-10			μA	
ιL	Current	nCLK[0:11]	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
V _{PP}	Peak-to-Peak Inp	ut Voltage; NOTE 1		0.15		1.5	V
V _{CMR}	Common Mode In NOTE 1, 2	put Voltage:		GND + 0.5		V _{DD} – 0.7	V

NOTE 1: V_{IL} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as VIH.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.2		1.4	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 4D. LVDS DC Characteristics, V_{DD} = 3.3V \pm 5%, T_{A} = -40°C to 85°C

AC Characteristics Table

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency				3	GHz
ta	Propagation Delay, Low to High;	f _{OUT} < 2GHz	450	660	1100	ps
f _{OUT} tp _{LH} tp _{HL} tsk(o) tsk(i) tsk(i) tsk(pp) tjit t _R / t _F	NOTE 1	f _{OUT} > 2GHz	600	750	900	ps
	Propagation Delay, High to Low;	f _{OUT} < 2GHz	450	660	1100	ps
	NOTE 1	f _{OUT} > 2GHz	600	750	900	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			25	50	ps
<i>t</i> sk(i)	Input Skew; NOTE 3			25	100	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52MHz, Integration Range: 12kHz - 20MHz		0.16	0.215	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	50	110	250	ps
odc	Output Duty Cycle; NOTE 6		40	50	60	%
MUXISOLATION	MUX Isolation	f _{OUT} < 1.2GHz		75		dB

Table 5. AC Characteristics, V_{DD} = 3.3V \pm 5%, T_A = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range. Note that phase noise may increase slightly with higher operating temperature. However, they will remain in spec as long as the maximum transistor junction temperature is not violated. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input cross point to the differential output cross point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output cross point.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, measured at the differential output cross point.


NOTE 5: Driving only one input clock.

NOTE 6: The output duty cycle will depend on the input duty cycle.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset From Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have Used the F issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is


Used the Rhode & Schwartz SMA100 as the input source.

dependent on the input source and measurement equipment.


Parameter Measurement Information




3.3V Output Load Test Circuit








Output Skew





Differential Input Level



Input Skew


Parameter Measurement Information, continued






Output Rise/Fall Time







Propagation Delay



Differential Output Voltage Setup



MUX Isolation



Offset Voltage Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications requiring only one differential input, the unused CLK and nCLK input can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK pin to ground.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.


Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, there should be no trace attached

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V₁ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V_{DD} = 3.3V, R1 and R2 value should be adjusted to set V₁ at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{DD} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, CML and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input




Figure 2A. CLK/nCLK Input Driven by a CML Driver




Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. CLK/nCLK Input Driven by a 3.3V LVDS Driver

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. CLK/nCLK Input Driven by a 3Built-In Pullup CML Driver





Figure 2D. CLK/nCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 3A* can be used with either type of output structure. *Figure 3B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



LVDS Termination

LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S202I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854S202I is the sum of the core power plus the output power dissipated due to the load. The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.4655V * 138mA = 478.17mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 70.2°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.478W * 70.2°C/W = 118.6°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 48 Lead LQFP, Forced Convection

θ _{JA} by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	70.2°C/W	60.4°C/W	56.9°C/W		

Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 48 Lead LQFP,

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	70.2°C/W	60.4°C/W	56.9°C/W		

Transistor Count

The transistor count for ICS854S202I is: 8,537

Package Outline and Package Dimensions

Package Outline - Y Suffix for 48 Lead LQFP




Table 8. Package Dimensions for 48 Lead LQFP

JEDEC Variation: BBC - HD All Dimensions in Millimeters					
Symbol	Minimum	Nominal	Maximum		
N	48				
Α			1.60		
A1	0.05	0.10	0.15		
A2	1.35	1.40	1.45		
b	0.17	0.22	0.27		
С	0.09		0.20		
D&E	9.00 Basic				
D1 & E1	7.00 Basic				
D2 & E2	5.50 Ref.				
е	0.5 Basic				
L	0.45	0.60	0.75		
θ	0°		7 °		
ccc			0.08		

Reference Document: JEDEC Publication 95, MS-026

Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
854S202AYILF	ICS54S202AIL	"Lead-Free" 48 Lead LQFP	Tray	-40°C to 85°C
854S202AYIFT	ICS54S202AIL	"Lead-Free" 48 Lead LQFP	Tape & Reel	-40°C to 85°C

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.