

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".




# **General Description**

The 8534-01 is a low skew, 1-to-22 Differential-to-3.3V LVPECL Fanout Buffer. The 8534-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The device is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the OE pin. The 8534-01's low output and part-to-part skew characteristics make it ideal for workstation, server, and other high performance clock distribution applications.


## Features

- Twenty-two differential LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- PCLK, nPCLK supports the following input levels: LVPECL, CML, SSTL
- Maximum output frequency: 500MHz
- Output skew: 100ps (maximum)
- Translates any single-ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Additive phase jitter, RMS): 0.15ps (typical)
- Full 3.3V supply mode
- 0°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# **Block Diagram**



# **Pin Assignment**



8534-01

64-Lead TQFP E-Pad 10mm x 10mm x 1.0mm package body Y package Top View

#### ©2015 Integrated Device Technology, Inc.

# Pin Descriptions and Pin Characteristic Tables

### Table 1. Pin Descriptions

| Number                           | Name             | T      | уре                 | Description   |
|----------------------------------|------------------|--------|---------------------|---|
| 1, 16, 17, 32,<br>33, 48, 49, 64 | V <sub>CCO</sub> | Power  |                     | Output supply pins for LVPECL outputs.  |
| 2, 3, 12, 13                     | nc               | Unused |                     | No connect.   |
| 4                                | V <sub>CC</sub>  | Power  |                     | Core supply pin for LVPECL outputs.   |
| 5                                | CLK              | Input  | Pulldown            | Non-inverting differential clock input.   |
| 6                                | nCLK             | Input  | Pullup/<br>Pulldown | Inverting differential clock input. Pulled to $^{2}/_{3}$ V <sub>CC</sub> .   |
| 7                                | CLK_SEL          | Input  | Pullup              | Clock select input. When HIGH, selects PCLK, nPCLK inputs.<br>When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.  |
| 8                                | PCLK             | Input  | Pulldown            | Non-inverting differential LVPECL clock input.  |
| 9                                | nPCLK            | Input  | Pullup/<br>Pulldown | Inverting differential LVPECL clock input. Pulled to $^{2}/_{3}$ V <sub>CC</sub> .  |
| 10                               | V <sub>EE</sub>  | Power  |                     | Negative supply pin.  |
| 11                               | OE               | Input  | Pullup              | Output enable. When logic HIGH, the outputs are enabled (default).<br>When logic LOW, the outputs are disabled and drive differential low:<br>Qx = LOW, $nQx = HIGH$ . LVCMOS / LVTTL interface levels. |
| 14, 15                           | nQ21, Q21        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 18, 19                           | nQ20, Q20        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 20, 21                           | nQ19, Q19        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 22, 23                           | nQ18, Q18        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 24, 25                           | nQ17, Q17        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 26, 27                           | nQ16, Q16        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 28, 29                           | nQ15, Q15        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 30, 31                           | nQ14, Q14        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 34, 35                           | nQ13, Q13        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 36, 37                           | nQ12, Q12        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 38, 39                           | nQ11, Q11        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 40, 41                           | nQ10, Q10        | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 42, 43                           | nQ9, Q9          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 44, 45                           | nQ8, Q8          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 46, 47                           | nQ7, Q7          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 50, 51                           | nQ6, Q6          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 52, 53                           | nQ5, Q5          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 54, 55                           | nQ4, Q4          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 56, 57                           | nQ3, Q3          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 58, 59                           | nQ2, Q2          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 60, 61                           | nQ1, Q1          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |
| 62, 63                           | nQ0, Q0          | Output |                     | Differential clock outputs. LVPECL interface Levels.  |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### Table 2. Pin Characteristics

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 37      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 75      |         | kΩ    |

# **Function Table**

### Table 3. Control Input Function Table.

| Inp | uts     | Outputs |          |  |
|-----|---------|---------|----------|--|
| OE  | CLK_SEL | Q0:Q21  | nQ0:nQ21 |  |
| 0   | 0       | LOW     | HIGH     |  |
| 0   | 1       | LOW     | HIGH     |  |
| 1   | 0       | CLK     | nCLK     |  |
| 1   | 1       | PCLK    | nPCLK    |  |




Figure 1. OE Timing Diagram

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                     | Rating                          |
|--|---------------------------------|
| Supply Voltage, V <sub>CC</sub>          | 4.6V                            |
| Inputs, V <sub>I</sub>                   | -0.5V to V <sub>CC</sub> + 0.5V |
| Outputs, I <sub>O</sub> (LVPECL)         |                                 |
| Continuous Current                       | 50mA                            |
| Surge Current                            | 100mA                           |
| Package Thermal Impedance, $\theta_{JA}$ | 22.3°C/W (0 lfpm)               |
| Storage Temperature, T <sub>STG</sub>    | -65°C to 150°C                  |

# **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>CC</sub>  | Core Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>CCO</sub> | Output Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>EE</sub>  | Power Supply Current  |                 |         |         | 230     | mA    |

### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

| Symbol          | Parameter          |             | Test Conditions                  | Minimum | Typical | Maximum               | Units |
|-----------------|--------------------|-------------|----------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage |             |                                  | 2       |         | V <sub>CC</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Voltage  |             |                                  | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input High Current | OE, CLK_SEL | $V_{CC} = V_{IN} = 3.465V$       |         |         | 5                     | μA    |
| I <sub>IL</sub> | Input Low Current  | OE, CLK_SEL | $V_{CC} = 3.465 V, V_{IN} = 0 V$ | -150    |         |                       | μA    |

| Symbol                  | Parameter                            |      | Test Conditions                                | Minimum               | Typical | Maximum                | Units |
|-------------------------|--------------------------------------|------|--|-----------------------|---------|------------------------|-------|
|                         |                                      | CLK  | $V_{CC} = V_{IN} = 3.465V$                     |                       |         | 150                    | μA    |
| ΙΗ                      | Input High Current                   | nCLK | $V_{CC} = V_{IN} = 3.465V$                     |                       |         | 5                      | μA    |
| la la sublación Origina | Input Low Current                    | CLK  | V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V | -5                    |         |                        | μA    |
| IL                      | Input Low Current                    | nCLK | V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V | -150                  |         |                        | μA    |
| V <sub>PP</sub>         | Peak-to-Peak Voltage; NOTE 1         |      |  | 0.15                  |         | 1.3                    | V     |
| V <sub>CMR</sub>        | Common Mode Input Voltage; NOTE 1, 2 |      |  | V <sub>EE</sub> + 0.5 |         | V <sub>CC</sub> – 0.85 | V     |

#### Table 4C. Differential DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ , $V_{FF} = 0V$ , $T_A = 0^{\circ}C$ to $85^{\circ}C$

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V. NOTE 2: Common mode input voltage is defined as  $V_{\rm IH.}$ 

### Table 4C. LVPECL DC Characteristics, V\_{CC} = V\_{CCO} = 3.3V ± 5%, V<sub>EE</sub> = 0V, T<sub>A</sub> = 0°C to 85°C

| Symbol                            | Parameter            |                                  | Test Conditions                  | Minimum                | Typical | Maximum                | Units |
|-----------------------------------|----------------------|----------------------------------|----------------------------------|------------------------|---------|------------------------|-------|
|                                   | Input Lligh Current  | PCLK                             | $V_{CC} = V_{IN} = 3.465V$       |                        |         | 150                    | μA    |
| Input High Current                | nPCLK                | $V_{CC} = V_{IN} = 3.465V$       |                                  |                        | 5       | μA                     |       |
| I <sub>IL</sub> Input Low Current | PCLK                 | $V_{CC} = 3.465 V, V_{IN} = 0 V$ | -5                               |                        |         | μA                     |       |
|                                   | Input Low Current    | nPCLK                            | $V_{CC} = 3.465 V, V_{IN} = 0 V$ | -150                   |         |                        | μA    |
| V <sub>PP</sub>                   | Peak-to-Peak Voltage | 9                                |                                  | 0.3                    |         | 1.0                    | V     |
| V <sub>CMR</sub>                  | Common Mode Input    | Voltage; NOTE 1                  |                                  | V <sub>EE</sub> + 1.5  |         | V <sub>CC</sub>        | V     |
| V <sub>OH</sub>                   | Output High Voltage; | NOTE 2                           |                                  | V <sub>CCO</sub> – 1.4 |         | V <sub>CCO</sub> – 0.9 | V     |
| V <sub>OL</sub>                   | Output Low Voltage;  | NOTE 2                           |                                  | V <sub>CCO</sub> – 2.0 |         | V <sub>CCO</sub> – 1.7 | V     |
| V <sub>SWING</sub>                | Peak-to-Peak Output  | Voltage Swing                    |                                  | 0.6                    |         | 1.0                    | V     |

NOTE 1: Common mode input voltage is defined as  $\mathrm{V}_{\mathrm{IH.}}$ 

NOTE 2: Outputs terminated with 50  $\Omega$  to V\_{CCO} – 2V.

# **AC Electrical Characteristics**

Table 5. V<sub>CC</sub> = V<sub>CCO</sub> = 3.3V ± 5%, V<sub>EE</sub> = 0V, T<sub>A</sub> = 0°C to 85°C

| Symbol                          | Parameter   | Test Conditions                  | Minimum | Typical | Maximum | Units |
|---------------------------------|---|----------------------------------|---------|---------|---------|-------|
| fout                            | Output Frequency  |                                  |         |         | 500     | MHz   |
| t <sub>PD</sub>                 | Propagation Delay; NOTE 1   | <i>f</i> ≤ 500MHz                | 2.0     |         | 3.0     | ns    |
| <i>t</i> sk(o)                  | Output Skew; NOTE 2, 3  |                                  |         |         | 100     | ps    |
| <i>t</i> sk(pp)                 | Part-to-Part Skew; NOTE 3, 4  |                                  |         |         | 700     | ps    |
| tjit                            | Buffer Additive Phase Jitter, RMS,<br>refer to Additive Phase Jitter<br>section; NOTE 5 | Integration Range: 12kHz - 20MHz |         | 0.15    |         | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/ Fall Time  | 20% to 80%                       | 200     |         | 700     | ps    |
| t <sub>S</sub>                  | Setup Time  |                                  | 1       |         |         | ns    |
| t <sub>H</sub>                  | Hold Time   |                                  | 0.5     |         |         | ns    |
| odo                             |   | <i>f</i> ≤ 266MHz                | 48      |         | 52      | %     |
| odc                             | Output Duty Cycle   | 266 < <i>f</i> ≤ 500MHz          | 46      |         | 54      | %     |

NOTE: All parameters measured at f<sub>OUT</sub> unless noted otherwise.

NOTE: Special thermal considerations may be required. See Applications Section.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65. Measured at the output differential cross points.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions at the same temperature. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 5: Driving only one input clock.

SSB Phase Noise dBc/Hz

# **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset Frequency (Hz)


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

©2015 Integrated Device Technology, Inc.


# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




Part-to-Part Skew




**Propagation Delay** 



**Differential Input Level** 




**Output Skew** 



**Output Rise/Fall Time** 

# Parameter Measurement Information, continued





# **Applications Information**

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1k $\Omega$  resistor can be tied from CLK to ground.

#### **PCLK/nPCLK** Inputs

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### Outputs:

#### **LVPECL** Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### Wiring the Differential Input to Accept Single-Ended Levels

*Figure 2* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V<sub>IL</sub> cannot be less than -0.3V and V<sub>IH</sub> cannot be more than V<sub>CC</sub> + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 3A to 3F* show interface examples for the CLK/nCLK input driven by the most common driver




Figure 3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 3F. CLK/nCLK Input Driven by a 2.5V SSTL Driver

### LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 4A to 4E* show interface examples for the PCLK/nPCLK input driven by the most common driver types.




Figure 4A. PCLK/nPCLK Input Driven by an Open Collector CML Driver




Figure 4C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 4E. PCLK/nPCLK Input Driven by an SSTL Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 4D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

# **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5B. 3.3V LVPECL Output Termination

### **EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 6. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8534-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8534-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 230mA = 796.95mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
  If all outputs are loaded, the total power is 22 \* 30mW = 660mW

Total Power\_MAX (3.465V, with all outputs switching) = 796.95mW + 660mW = 1456.95mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 17.2°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 1.457W * 17.2^{\circ}C/W = 110.1^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 64 Lead TQFP, Forced Convection

| θ <sub>JA</sub> by Velocity                 |          |          |          |  |  |
|---|----------|----------|----------|--|--|
| Linear Feet per Minute                      | 0        | 200      | 500      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 22.3°C/W | 17.2°C/W | 15.1°C/W |  |  |

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CCO</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} 0.9V$ ( $V_{CCO\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} 1.7V$ ( $V_{CCO\_MAX} - V_{OL\_MAX}$ ) = 1.7V

Pd\_H is power dissipation when the output drives high.

 $\mathsf{Pd}\_\mathsf{L}$  is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CCO_{MAX}} - 2V))/R_{L}] * (V_{CCO_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CCO_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CCO_{MA}} - V_{OH_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$ 

 $Pd_{L} = [(V_{OL_{MA}} - (V_{CCO_{MA}} - 2V))/R_{L}] * (V_{CCO_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CCO_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CCO_{MA}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# **Reliability Information**

### Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 64 Lead TQFP, E-Pad

| $\theta_{JA}$ vs. Air Flow                  |          |          |          |  |  |
|---|----------|----------|----------|--|--|
| Linear Feet per Minute                      | 0        | 200      | 500      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 22.3°C/W | 17.2°C/W | 15.1°C/W |  |  |

### **Transistor Count**

The transistor count for 8534-01 is: 1474

# Package Outline and Package Dimensions

Package Outline - Y Suffix for 64 Lead TQFP, E-Pad




Table 8. Package Dimensions for 64 Lead TQFP, E-Pad

| JEDEC Variation: ACD<br>All Dimensions in Millimeters |         |             |         |  |  |  |  |
|---|---------|-------------|---------|--|--|--|--|
| Symbol  | Minimum | Nominal     | Maximum |  |  |  |  |
| Ν   |         | 64          |         |  |  |  |  |
| Α   |         |             | 1.20    |  |  |  |  |
| A1  | 0.05    | 0.10        | 0.15    |  |  |  |  |
| A2  | 0.95    | 1.00        | 1.05    |  |  |  |  |
| b   | 0.17    | 0.22        | 0.27    |  |  |  |  |
| С   | 0.09    |             | 0.20    |  |  |  |  |
| D & E   |         | 12.00 Basic |         |  |  |  |  |
| D1 & E1   |         | 10.00 Basic |         |  |  |  |  |
| D2 & E2   |         | 7.50 Ref.   |         |  |  |  |  |
| D3 & E3   | 4.5     | 5.0         | 5.5     |  |  |  |  |
| е   |         | 0.50 Basic  |         |  |  |  |  |
| L   | 0.45    | 0.60        | 0.75    |  |  |  |  |
| θ   | 0°      |             | 7°      |  |  |  |  |
| CCC   |         |             | 0.08    |  |  |  |  |

Reference Document: JEDEC Publication 95, MS-026

# **Ordering Information**

### Table 9. Ordering Information

| Part/Order Number | Marking        | Package                 | Shipping Packaging | Temperature  |
|-------------------|----------------|-------------------------|--------------------|--------------|
| 8534AY-01LF       | ICS8534AY-01LF | 64 Lead TQFP, Lead-Free | Tray               | 0°C to +85°C |
| 8534AY-01LFT      | ICS8534AY-01LF | 64 Lead TQFP, Lead-Free | Tape & Reel        | 0°C to +85°C |

# **Revision History Sheet**

| Rev | Table           | Page  | Description of Change   | Date     |
|-----|-----------------|---|---|----------|
| А   |                 | 15  | Updated Package Outline and Package Dimensions.   | 11/19/04 |
| A   | Т9              | 1<br>12<br>13<br>18   | Features Section - added lead-free bullet.<br>Added <i>Recommendations for Unused Input and Output Pins</i> section.<br>Updated <i>EPad Thermal Release Path</i> section.<br>Ordering Information Table. Added lead-free part number, marking and note.<br>Updated format throughout the datasheet. |          |
| А   |                 | 1   | Pin Assignment - rotated pin orientation 90° back to original orientation, (datasheet publication dated December 6, 2007).  |          |
| В   | T1<br>T4C<br>T6 | 1    Features section, change Additive Phase Jitter spec to 0.15ps typical.      2    Pin Description Table - corrected nQ0, Q0 numbering to 62, 63.      5    LVPECL DC Characteristics Table - corrected notes.      6    AC Characteristics Table - corrected Additive Phase Jitter spec to 0.15ps typical.      10    Updated Wiring the Differential Input to Accept Single-ended Levels application note.      11    Corrected Differential Clock Input Interface Application note.      12    Corrected LVPECL Clock Input Interface Application note.      14    Updated to new header/footer format. |   | 3/28/11  |
| с   | Т9              | 1Features section - updated package bullet.T919Ordering Information Table - deleted "Lead-Free" in Package column for non-LF<br>parts. Corrected lead-free Shipping Packaging information.<br>Updated header/footer to new format.  |   | 12/1/15  |



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

#### Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2015 Integrated Device Technology, Inc. All rights reserved.