

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

## General Description


The 8530I-01 is a low skew, 1-to-16 Differential-to-3.3V LVPECL Fanout Buffer. The CLK, nCLK pair can accept most standard differential input levels. The high gain differential amplifier accepts peak-to-peak input voltages as small as 150mV as long as the common mode voltage is within the specified minimum and maximum range.

Guaranteed output and part-to-part skew characteristics make the 8530I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


## Features

- Sixteen differential 3.3V LVPECL output pairs
- CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Maximum output frequency: 500MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with a resistor bias on nCLK input
- Output skew: 75ps (maximum)
- Additive phase jitter, RMS @ 106.25MHz: 0.162ps (typical)
- Full 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## Block Diagram



## Pin Assignment



**8530I-01**

**48-Lead TQFP, E-Pad**  
**7mm x 7mm x 1.0mm package body**  
**Y Package**  
**Top View**

## Pin Description and Pin Characteristic Tables

**Table 1. Pin Descriptions**

| Number                        | Name             | Type   |          | Description  |
|-------------------------------|------------------|--------|----------|--|
| 1, 11, 14, 24, 25, 35, 38, 48 | V <sub>CCO</sub> | Power  |          | Output power supply pins.                          |
| 2, 3                          | Q11, nQ11        | Output |          | Differential output pair. LVPECL interface levels. |
| 4, 5                          | Q10, nQ10        | Output |          | Differential output pair. LVPECL interface levels. |
| 6, 19, 30, 43                 | V <sub>EE</sub>  | Power  |          | Negative power supply pins.                        |
| 7, 8                          | Q9, nQ9          | Output |          | Differential output pair. LVPECL interface levels. |
| 9, 10                         | Q8, nQ8          | Output |          | Differential output pair. LVPECL interface levels. |
| 12, 13                        | V <sub>CC</sub>  | Power  |          | Positive power supply pins.                        |
| 15, 16                        | Q7, nQ7          | Output |          | Differential output pair. LVPECL interface levels. |
| 17, 18                        | Q6, nQ6          | Output |          | Differential output pair. LVPECL interface levels. |
| 20, 21                        | Q5, nQ5          | Output |          | Differential output pair. LVPECL interface levels. |
| 22, 23                        | Q4, nQ4          | Output |          | Differential output pair. LVPECL interface levels. |
| 26, 27                        | Q3, nQ3          | Output |          | Differential output pair. LVPECL interface levels. |
| 28, 29                        | Q2, nQ2          | Output |          | Differential output pair. LVPECL interface levels. |
| 31, 32                        | Q1, nQ1          | Output |          | Differential output pair. LVPECL interface levels. |
| 33, 34                        | Q0, nQ0          | Output |          | Differential output pair. LVPECL interface levels. |
| 36                            | CLK              | Input  | Pulldown | Non-inverting differential clock input.            |
| 37                            | nCLK             | Input  | Pullup   | Inverting differential clock input.                |
| 39, 40                        | Q15, nQ15        | Output |          | Differential output pair. LVPECL interface levels. |
| 41, 42                        | Q14, nQ14        | Output |          | Differential output pair. LVPECL interface levels. |
| 44, 45                        | Q13, nQ13        | Output |          | Differential output pair. LVPECL interface levels. |
| 46, 47                        | Q12, nQ12        | Output |          | Differential output pair. LVPECL interface levels. |

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

**Table 2. Pin Characteristics**

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |

## Function Table

**Table 3. Clock Input Function Table**

| Inputs         |                | Outputs |          | Input to Output Mode         | Polarity      |
|----------------|----------------|---------|----------|------------------------------|---------------|
| CLK            | nCLK           | Q[0:15] | nQ[0:15] |                              |               |
| 0              | 1              | LOW     | HIGH     | Differential to Differential | Non-Inverting |
| 1              | 0              | HIGH    | LOW      | Differential to Differential | Non-Inverting |
| 0              | Biased; NOTE 1 | LOW     | HIGH     | Single-Ended to Differential | Non-Inverting |
| 1              | Biased; NOTE 1 | HIGH    | LOW      | Single-Ended to Differential | Non-Inverting |
| Biased; NOTE 1 | 0              | HIGH    | LOW      | Single-Ended to Differential | Inverting     |
| Biased; NOTE 1 | 1              | LOW     | HIGH     | Single-Ended to Differential | Inverting     |

NOTE 1: Refer to the Application Information section, *Wiring the Differential Input to Accept single-ended Levels*.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item  | Rating                   |
|---|--------------------------|
| Supply Voltage, $V_{DD}$                              | 4.6V                     |
| Inputs, $V_I$   | -0.5V to $V_{CC} + 0.5V$ |
| Outputs, $I_O$<br>Continuous Current<br>Surge Current | 50mA<br>100mA            |
| Package Thermal Impedance, $\theta_{JA}$              | 34.1°C/W (0 mps)         |
| Storage Temperature, $T_{STG}$                        | -65°C to 150°C           |

## DC Electrical Characteristics

**Table 4A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$** 

| Symbol    | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{CC}$  | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{CCO}$ | Output Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| $I_{EE}$  | Power Supply Current    |                 |         |         | 150     | mA    |

**Table 4B. Differential Input DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

| Symbol    | Parameter                            | Test Conditions | Minimum        | Typical | Maximum         | Units   |
|-----------|--------------------------------------|-----------------|----------------|---------|-----------------|---------|
| $I_{IH}$  | Input High Current                   |                 |                |         | 150             | $\mu A$ |
|           |                                      |                 |                |         | 5               | $\mu A$ |
| $I_{IL}$  | Input Low Current                    |                 | -5             |         |                 | $\mu A$ |
|           |                                      |                 | -150           |         |                 | $\mu A$ |
| $V_{PP}$  | Peak-to-Peak Input Voltage; NOTE 1   |                 | 0.15           |         | 1.3             | V       |
| $V_{CMR}$ | Common Mode Input Voltage; NOTE 1, 2 |                 | $V_{EE} + 0.5$ |         | $V_{CC} - 0.85$ | V       |

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $V_{IH}$ .

**Table 4C. LVPECL DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

| Symbol      | Parameter                         | Test Conditions | Minimum         | Typical | Maximum         | Units |
|-------------|-----------------------------------|-----------------|-----------------|---------|-----------------|-------|
| $V_{OH}$    | Output High Voltage; NOTE 1       |                 | $V_{CCO} - 1.4$ |         | $V_{CCO} - 0.9$ | V     |
| $V_{OL}$    | Output Low Voltage; NOTE 1        |                 | $V_{CCO} - 2.0$ |         | $V_{CCO} - 1.7$ | V     |
| $V_{SWING}$ | Peak-to-Peak Output Voltage Swing |                 | 0.6             |         | 1.0             | V     |

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO} - 2V$ .

## AC Electrical Characteristics

**Table 5. AC Electrical Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

| Symbol       | Parameter   | Test Conditions                                | Minimum | Typical | Maximum | Units |
|--------------|---|--|---------|---------|---------|-------|
| $f_{OUT}$    | Output Frequency  |  |         |         | 500     | MHz   |
| $t_{JIT}$    | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 106.25MHz,<br>Integration Range: 12kHz – 20MHz |         | 0.162   |         | ps    |
|              |   | 212.5MHz,<br>Integration Range: 12kHz – 20MHz  |         | 0.152   |         | ps    |
| $t_{PD}$     | Propagation Delay; NOTE 1   |  | 1       |         | 2       | ns    |
| $t_{sk(o)}$  | Output Skew; NOTE 2, 3  |  |         |         | 75      | ps    |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 2, 4  |  |         |         | 700     | ps    |
| odc          | Output Duty Cycle   |  | 47      |         | 53      | %     |
| $t_R / t_F$  | Output Rise/ Fall Time  | 20% to 80%                                     | 300     |         | 700     | ps    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm)


or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This

is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


### Parameter Measurement Information




LVPECL Output Load AC Test Circuit




Differential Input Level




Output Skew



Part-to-Part Skew




Propagation Delay



Output Rise/Fall Time

**Parameter Measurement Information, continued**



**Output Duty Cycle/Pulse Width/Period**



## Applications Information

### Recommendations for Unused Output Pins

#### Outputs:

##### LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than  $-0.3V$  and  $V_{IH}$  cannot be more than  $V_{CC} + 0.3V$ . Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels


### Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2F* show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult


with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




**Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver**




**Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**




**Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver**



**Figure 2E. CLK/nCLK Input Driven by a 3.3V HCSL Driver**




**Figure 2F. CLK/nCLK Input Driven by a 2.5V SSTL Driver**

### EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the *Surface Mount Assembly* of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 3. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)**

### Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

Differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

## Power Considerations

This section provides information on power dissipation and junction temperature for the 8530I-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 8530I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC\_MAX} * I_{EE\_MAX} = 3.465V * 150mA = \mathbf{519.75mW}$
- Power (outputs)<sub>MAX</sub> = **30mW/Loaded Output pair**  
If all outputs are loaded, the total power is  $16 * 30mW = \mathbf{480mW}$

**Total Power<sub>MAX</sub>** (3.3V, with all outputs switching) =  $519.75mW + 480mW = \mathbf{999.75mW}$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd_{total} + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd_{total}$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 34.1°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 1.0W * 34.1^\circ\text{C/W} = 119.1^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C}.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).


**Table 6. Thermal Resistance  $\theta_{JA}$  for 48 Lead TQFP, Forced Convection**

| $\theta_{JA}$ by Velocity                   |          |          |          |
|---|----------|----------|----------|
| Meters per Second                           | 0        | 1        | 2.5      |
| Multi-Layer PCB, JEDEC Standard Test Boards | 34.1°C/W | 28.3°C/W | 26.8°C/W |

### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in *Figure 5*.



**Figure 5. LVPECL Driver Circuit and Termination**

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$   
 $(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$   
 $(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$

$Pd\_H$  is power dissipation when the output drives high.

$Pd\_L$  is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \mathbf{19.8mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \mathbf{10.2mW}$$

Total Power Dissipation per output pair =  $Pd\_H + Pd\_L = \mathbf{30mW}$

## Reliability Information

**Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 48 Lead TQFP, E-Pad**

| $\theta_{JA}$ vs. Air Flow                  |          |          |            |
|---|----------|----------|------------|
| Meters per Second                           | <b>0</b> | <b>1</b> | <b>2.5</b> |
| Multi-Layer PCB, JEDEC Standard Test Boards | 34.1°C/W | 28.3°C/W | 26.8°C/W   |

## Transistor Count

The transistor count for 8530I-01 is: 930

## Package Outline and Package Dimensions

### Package Outline - Y Suffix for 48 Lead TQFP, E-Pad




Table 8. Package Dimensions 48 Lead TQFP, E-Pad

| JEDEC Variation: ABC - HD     |            |         |         |
|-------------------------------|------------|---------|---------|
| All Dimensions in Millimeters |            |         |         |
| Symbol                        | Minimum    | Nominal | Maximum |
| <b>N</b>                      | 48         |         |         |
| <b>A</b>                      |            |         | 1.20    |
| <b>A1</b>                     | 0.05       | 0.10    | 0.15    |
| <b>A2</b>                     | 0.95       | 1.00    | 1.05    |
| <b>b</b>                      | 0.17       | 0.22    | 0.27    |
| <b>c</b>                      | 0.09       |         | 0.20    |
| <b>D &amp; E</b>              | 9.00 Basic |         |         |
| <b>D1 &amp; E1</b>            | 7.00 Basic |         |         |
| <b>D2 &amp; E2</b>            | 5.50 Ref.  |         |         |
| <b>D3 &amp; E3</b>            | 3.5        |         | 4.5     |
| <b>e</b>                      | 0.5 Basic  |         |         |
| <b>L</b>                      | 0.45       | 0.60    | 0.75    |
| $\theta$                      | 0°         |         | 7°      |
| <b>ccc</b>                    |            |         | 0.08    |

Reference Document: JEDEC Publication 95, MS-026



## Ordering Information Table

**Table 9. Ordering Information**

| Part/Order Number | Marking      | Package                        | Shipping Packaging | Temperature   |
|-------------------|--------------|--------------------------------|--------------------|---------------|
| 8530DYI-01LF      | ICS8530DI01L | 48 Lead TQFP, E-Pad, Lead-Free | Tray               | -40°C to 85°C |
| 8530DYI-01LFT     | ICS8530DI01L | 48 Lead TQFP, E-Pad, Lead-Free | Tape & Reel        | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## Revision History Sheet

| Rev | Table | Page    | Description of Change   | Date    |
|-----|-------|---------|---|---------|
| B   | 16    | 1<br>T9 | Features Section - updated last bullet.<br>Ordering Information Table - deleted leaded part rows.<br>Updated datasheet header/footer.   | 12/1/15 |
| A   | T9    | 8<br>16 | Updated <i>Wiring the Differential Input to Accept Single-ended Levels</i> application note.<br>Ordering Information Table - deleted "Lead-Free" in Package column for non-LF parts.<br>Corrected lead-free Shipping Packaging information.<br>Updated header/footer to new format. | 2/22/11 |



Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
[www.IDT.com](http://www.IDT.com)

Sales  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.IDT.com/go/sales](http://www.IDT.com/go/sales)

Tech Support  
[www.idt.com/go/support](http://www.idt.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit [www.idt.com/go/glossary](http://www.idt.com/go/glossary).

Copyright ©2015 Integrated Device Technology, Inc. All rights reserved.