

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

# **3.3V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable**

#### Description

The MC100EP809 is a low skew 2:1:9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are one differential HSTL and one differential LVPECL. Both input pairs can accept LVDS levels. They are selected by the CLK\_SEL pin which is LVTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTL, is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (Figure 9).


The MC100EP809 guarantees low output–to–output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. The MC100EP809 output structure uses open emitter architecture and will be terminated with 50  $\Omega$  to ground instead of a standard HSTL configuration (Figure 7). To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50  $\Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Designers can take advantage of the EP809's performance to distribute low skew clocks across the backplane of the board. Both clock inputs may be single–end driven by biasing the non–driven pin in an input pair (Figure 8).

#### Features


- 100 ps Typical Device-to-Device Skew
- 15 ps Typical within Device Skew
- HSTL Compatible Outputs Drive 50  $\Omega$  to GND with no Offset Voltage
- Maximum Frequency > 750 MHz
- 850 ps Typical Propagation Delay
- Fully Compatible with Micrel SY89809L
- PECL and HSTL Mode Operating Range:  $V_{CCI} = 3 V$  to 3.6 V with GND = 0 V,  $V_{CCO} = 1.6 V$  to 2.0 V
- Open Input Default State
- These Devices are Pb-Free and are RoHS Compliant





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



All V<sub>CCI</sub>, V<sub>CCO</sub>, and GND pins must be externally connected to appropriate Power Supply to guarantee proper operation (V<sub>CCI</sub>  $\neq$  V<sub>CCO</sub>).






Figure 2. 32-Lead QFN Pinout (Top View)

#### **Table 1. PIN DESCRIPTION**

PIN	FUNCTION
HSTL_CLK*, HSTL_CLK**	HSTL or LVDS Differential Inputs
LVPECL_CLK*, LVPECL_CLK**	LVPECL or LVDS Differential Inputs
CLK_SEL**	LVCMOS/LVTTL Input CLK Select
OE**	LVCMOS/LVTTL Output Enable
$\frac{Q0 - Q8}{Q0 - Q8}$	HSTL Differential Outputs
V <sub>CC1</sub>	Positive Supply_Core (3.0 V – 3.6 V)
V <sub>CC0</sub>	Positive Supply_HSTL Outputs (1.6 V – 2.0 V)
GND	Ground
EP	The exposed pad (EP) on the QFN–32 package bottom is thermally connected to the die for improved heat transfer out of the package. THe exposed pad must be attached to a heat–sinking conduit. The pad is electrically connected to GND.

Table 2. TRUTH TABLE

OE*	CLK_SEL	Q0 – Q8	Q0 – Q8
L	L	L	н
L	Н	L	Н
н	L	HSTL_CLK	HSTL_CLK
Н	Н	LVPECL_CLK	LVPECL_CLK

\*The OE (Output Enable) signal is synchronized with the rising edge of the HSTL\_CLK and LVOCL\_CLK signals.

\* Pins will default LOW when left open. \*\* Pins will default HIGH when left open.




Figure 3. Logic Diagram

#### **Table 3. ATTRIBUTES**

Characteri	Value				
Internal Input Pulldown Resistor	75 kΩ				
Internal Input Pullup Resistor		37.5 kΩ			
ESD Protection	> 2 kV > 200 V > 2 kV				
Moisture Sensitivity, Indefinite Time	e Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg		
	LQFP-32 QFN-32	Level 2 N/A	Level 2 Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0	@ 0.125 in		
Transistor Count	478 Devices				
Meets or exceeds JEDEC Spec El					

1. For additional information, see Application Note AND8003/D.

#### Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC1</sub>	Core Power Supply	GND = 0 V	V <sub>CC0</sub> = 1.6 to 2.0 V	4	V
V <sub>CC0</sub>	HSTL Output Power Supply	GND = 0 V	V <sub>CC1</sub> = 3.0 to 3.6 V	4	V
VI	Input Voltage	GND = 0 V	$V_{I} \leq V_{CC1}$	4	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## Table 5. LVPECL DC CHARACTERISTICS V<sub>CCI</sub> = 3.0 V to 3.6 V; V<sub>CCO</sub> = 1.6 V to 2.0 V, GND = 0 V

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Core Power Supply Current	75	95	115	75	95	115	75	95	115	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	V <sub>CCI</sub> – 1.165		V <sub>CCI</sub> – 0.88	V <sub>CCI</sub> – 1.165		V <sub>CCI</sub> – 0.88	V <sub>CCI</sub> – 1.165		V <sub>CCI</sub> – 0.88	V
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)	V <sub>CCI</sub> – 1.945		V <sub>CCI</sub> – 1.6	V <sub>CCI</sub> – 1.945		V <sub>CCI</sub> – 1.6	V <sub>CCI</sub> – 1.945		V <sub>CCI</sub> – 1.6	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2) (Figure 5) LVPECL_CLK/LVPECL_CLK	1.2		V <sub>CCI</sub>	1.2		V <sub>CCI</sub>	1.2		V <sub>CCI</sub>	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μA
IIL	Input LOW Current	-150		150	-150		150	-150		150	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

2. VIHCMR max varies 1:1 with V<sub>CCI</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
VIH	Input HIGH Voltage	2.0			2.0			2.0			V
VIL	Input LOW Voltage			0.8			0.8			0.8	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
IIL	Input LOW Current	-300		300	-300		300	-300		300	μΑ

#### Table 6. LVTTL/LVCMOS DC CHARACTERISTICS V<sub>CCI</sub> = 3.0 V to 3.6 V; V<sub>CCO</sub> = 1.6 V to 2.0 V, GND = 0 V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

#### Table 7. HSTL DC CHARACTERISTICS V<sub>CCI</sub> = 3.0 V to 3.6 V; V<sub>CCO</sub> = 1.6 V to 2.0 V, GND = 0 V

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Unit
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	1.0		1.2	1.0		1.2	1.0		1.2	V
V <sub>OL</sub>	Output LOW Voltage (Note 3)	0.1		0.4	0.1		0.4	0.1		0.4	V
V <sub>IH</sub>	Input HIGH Voltage (Figure 6)	V <sub>X</sub> + 0.1		1.6	V <sub>X</sub> + 0.1		1.6	V <sub>X</sub> + 0.1		1.6	V
V <sub>IL</sub>	Input LOW Voltage (Figure 6)	-0.3		V <sub>X</sub> – 0.1	-0.3		V <sub>X</sub> – 0.1	-0.3		V <sub>X</sub> – 0.1	V
$V_{\rm X}$	HSTL Input Crossover Voltage	0.68	-	0.9	0.68	-	0.9	0.68	-	0.9	V
I <sub>IH</sub>	Input HIGH Current	-150		150	-150		150	-150		150	μΑ
IIL	Input LOW Current	-300		300	-300		300	-300		300	μΑ
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) HSTL_CLK/HSTL_CLK	0.6		V <sub>CCI</sub> – 1.2	0.6		V <sub>CCI</sub> – 1.2	0.6		V <sub>CCI</sub> – 1.2	V V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. All outputs loaded with 50  $\Omega$  to GND (Figure 7).

4. V<sub>IHCMR</sub> max varies 1:1 with V<sub>CCI</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			0°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>Opp</sub>	Differential Output Voltage f <sub>out</sub> < 100 MHz (Figure 4) f <sub>out</sub> < 500 MHz f <sub>out</sub> < 750 MHz		850 750 575		600 600 450	850 750 575		600 600 450	850 750 575		mV mV
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay (Differential Configura- tion) LVPECL_CLK to Q HSTL_CLK to Q	680 690	800 830	930 990	700 700	820 850	950 1000	780 790	920 950	1070 1110	ps ps
t <sub>skew</sub>	Within–Device Skew (Note 6) Device–to–Device Skew (Note 7)		15 100	50 200		15 100	50 200		15 100	50 200	ps ps
<b>t</b> JITTER	Random Clock Jitter (Figure 4) (RMS)		1.4	3.0		1.4	3.0		1.4	3.0	ps
V <sub>PP</sub>	Input Swing (Differential Configuration) (Note 8) (Figure 5) LVPECL HSTL	200 200			200 200			200 200			mV mV
t <sub>S</sub>	OE Set Up Time (Note 9)	0.5			0.5			0.5			ns
t <sub>H</sub>	OE Hold Time	0.5			0.5			0.5			ns
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20% – 80%)	350		600	350	450	600	350		600	ps

#### Table 8. AC CHARACTERISTICS $V_{CCI} = 3.0 \text{ V}$ to 3.6 V; $V_{CCO} = 1.6 \text{ V}$ to 2.0 V, GND = 0 V (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

5. Measured with 750 mV (LVPECL) source or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 Ω to GND (Figure 7).

6. Skew is measured between outputs under identical transitions and conditions on any one device.

7. Device-to-Device skew for identical transitions and conditions.

8. V<sub>PP</sub> is the Differential Input Voltage swing required to maintain AC characteristics listed herein.

 OE Set Up Time is defined with respect to the rising edge of the clock. OE High-to-Low transition ensures outputs remain disabled during the next clock cycle. OE Low-to-High transition enables normal operation of the next input clock (Figure 9).




Figure 4. Output Frequency (FOUT) versus Output Voltage (VOPP) and Random Clock Jitter (tJITTER)




Figure 5. LVPECL Differential Input Levels

Figure 6. HSTL Differential Input Levels






Figure 7. HSTL Output Termination and AC Test Reference



\*Must be CLK/ $\overline{CLK}$  common mode voltage: ((V<sub>IH</sub> + V<sub>IL</sub>)/2).

Figure 8. Single–Ended CLK/CLK Input Configuration





#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC100EP809FAG	LQFP-32 (Pb-Free)	250 Units / Tray
MC100EP809FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel
MC100EP809MNG	QFN32 (Pb-Free)	74 Units / Rail
MC100EP809MNR4G	QFN32 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D	_	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	_	Interfacing Between LVDS and ECL
AN1672/D	_	The ECL Translator Guide
AND8001/D	_	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS



DETENSIONED ALD DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).

- MINIMUM SOLDER PLATE THICKNESS 8. SHALL BE 0.0076 (0.0003).
- 9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

9.000 BSC

4.500 BSC

9.000 BSC

4.500 BSC

0.200 REF

1.000 REF

S1 V

V1

W

0.354 BSC

0.177 BSC


0.354 BSC

0.177 BSC

0.008 REF

0.039 REF

#### PACKAGE DIMENSIONS



DIMENSION: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the way are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regardi

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative