阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



1:5 Differential LVPECL/LVECL/HSTL **Clock and Data Driver**

General Description

The MAX9316 is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows selection between two inputs: one differential and one single ended. The selected input is reproduced at five differential outputs. The differential input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to one input as a reference voltage.

The MAX9316 features low output-to-output skew (20ps), making it ideal for clock and data distribution across a backplane or board. For interfacing to differential HSTL and LVPECL signals, this device operates over a +3.0V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +3.3V supply. For differential LVECL operation, this device operates with a -3.0V to -3.8V supply.

The MAX9316 is offered in a space-saving 20-pin TSSOP and wide-body SO package.

Applications

Precision Clock Distribution Low-Jitter Data Repeater Data and Clock Driver and Buffer Central Office Backplane Clock Distribution DSLAM Backplane

Base Station

ATE

Features


- ♦ Guaranteed 400mV Differential Output at 1.5GHz
- ♦ Selectable Single-Ended or Differential Input
- ♦ 130ps (max) Part-to-Part Skew at +25°C
- ♦ 20ps Output-to-Output Skew
- ♦ 365ps Propagation Delay
- ♦ Synchronous Output Enable/Disable
- ♦ On-Chip Reference for Single-Ended Inputs
- ♦ Input Biased to Low when Open
- ♦ Pin Compatible with MC100LVEL14

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
|-------------|----------------|-------------|
| MAX9316EUP | -40°C to +85°C | 20 TSSOP |
| MAX9316EWP* | -40°C to +85°C | 20 Wide SO |


^{*}Future product—contact factory for availability.

Typical Application Circuit



Functional Diagram appears at end of data sheet.

Pin Configuration



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

| V_{CC} - V_{EE} |
|--|
| to V _{EE} - 0.3V) to (V _{CC} + 0.3V) |
| CLK to CLK±3.0V |
| Continuous Output Current50mA |
| Surge Output Current100mA |
| V _{BB} Sink/Source Current±0.65mA |
| Continuous Power Dissipation ($T_A = +70^{\circ}C$) |
| Single-Layer PC Board |
| 20-Pin TSSOP (derate 7.69mW/°C above +70°C)615mW |
| 20-Pin Wide SO (derate 10mW/°C above +70°C)800mW |
| Multilayer PC Board |
| 20-Pin TSSOP (derate 10.9mW/°C above +70°C)879mW |
| Junction-to-Ambient Thermal Resistance in Still Air |
| Single-Layer PC Board |
| 20-Pin TSSOP+130°C/W |
| 20-Pin Wide SO+100°C/W |
| |

| Multilayer PC Board | |
|---|----------------|
| 20-Pin TSSOP | +91°C/W |
| Junction-to-Ambient Thermal Resistance with | |
| 500LFPM Airflow | |
| Single-Layer PC Board | |
| 20-Pin TSSOP | +96°C/W |
| 20-Pin Wide SO | +58°C/W |
| Junction-to-Case Thermal Resistance | |
| 20-Pin TSSOP | +20°C/W |
| 20-Pin Wide SO | +20°C/W |
| Operating Temperature Range | |
| Junction Temperature | +150°C |
| Storage Temperature Range | 65°C to +150°C |
| ESD Protection | |
| Human Body Model (Inputs and Outputs) | 2kV |
| Soldering Temperature (10s) | +300°C |
| | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = +3.0 \text{V to } +3.8 \text{V}, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2 \text{V}, \text{SEL} = \text{high or low, } \overline{\text{EN}} = \text{low, unless otherwise noted.}$ Typical values are at $V_{CC} - V_{EE} = +3.3 \text{V}, V_{IHD} = V_{CC} - 1 \text{V}, V_{ILD} = V_{CC} - 1.5 \text{V}.)$ (Notes 1, 2, 3)

| DADAMETED | PARAMETER SYMBOL | | | -40°C | | +25°C | | | +85°C | | | UNITS |
|---------------------------------------|-------------------------------------|--|-------------------------|-------|----------------------------|-------------------------|-----|----------------------------|-------------------------|-----|----------------------------|-------|
| PARAMETER | STINIBUL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| SINGLE-ENDED INP | SINGLE-ENDED INPUTS (SCLK, SEL, EN) | | | | | | | | | | | |
| Input High Voltage | VIH | | V _{CC} - 1.145 | | V _C C | V _{CC} - 1.145 | | Vcc | V _{CC} - 1.145 | | Vcc | ٧ |
| Input Low Voltage | VIL | | VEE | | V _{CC} - 1.495 | VEE | | V _{CC} - 1.495 | VEE | | V _{CC} - 1.495 | ٧ |
| Input Current | I _{IN} | VIL(MIN), VIH(MAX) | -10 | | 150 | -10 | | 150 | -10 | | 150 | μΑ |
| DIFFERENTIAL INP | JTS (CLK_ | , CLK _) | | | | | | | | | | |
| Single-Ended Input High Voltage | VIH | CLK_ connected to V _{BB} , Figure 1 | V _{CC} - 1.145 | | V _C C | V _{CC} - 1.145 | | Vcc | V _{CC} - 1.145 | | Vcc | V |
| Single-Ended Input Low Voltage | V _{IL} | CLK_ connected to V _{BB} , Figure 1 | V _{EE} | | V _{CC} - 1.495 | V _{EE} | | V _{CC} - 1.495 | V _{EE} | | V _{CC} - 1.495 | V |
| High Voltage of Differential Input | V _{IHD} | | V _{EE} + 1.2 | | V _C C | V _{EE} + 1.2 | | Vcc | V _{EE} + 1.2 | | Vcc | ٧ |
| Low Voltage of Differential Input | V _{ILD} | | VEE | | V _{CC} - 0.095 | VEE | | V _{CC} - 0.095 | VEE | | V _{CC} - 0.095 | ٧ |

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = +3.0V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ SEL} = \text{high or low, } \overline{\text{EN}} = \text{low, unless otherwise noted.}$ Typical values are at $V_{CC} - V_{EE} = +3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V.)$ (Notes 1, 2, 3)

| DADAMETED | PARAMETER SYMBOL | | | -40°C | | +25°C | | | +85°C | | | UNITS |
|--|--|------------------------------|-------------------------|-------|----------------------------|-------------------------|-----|----------------------------|--------------------------|-----|----------------------------|-------|
| PANAMETEN | STWBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Differential Input Voltage | V _{IHD} - V _{ILD} | | 0.095 | | 3.0 | 0.095 | | 3.0 | 0.095 | | 3.0 | V |
| Input Current | I _{IN} | VIH, VIL, VIHD, VILD | -150 | | 150 | -150 | | 150 | -150 | | 150 | μΑ |
| OUTPUTS $(Q_{-}, \overline{Q_{-}})$ | | | | | | | | | | | | |
| Single-Ended Output High Voltage | VoH | Figure 1 | V _{CC} - 1.085 | | V _{CC} - 0.865 | V _{CC} - 1.025 | | V _{CC} - 0.865 | V _{CC} - 1.025 | | V _{CC} - 0.865 | V |
| Single-Ended Output Low Voltage | V _{OL} | Figure 1 | V _{CC} - 1.860 | | V _{CC} - 1.555 | V _{CC} - 1.840 | | V _{CC} - 1.620 | V _C C - 1.810 | | V _{CC} - 1.620 | ٧ |
| Differential Output Voltage | V _{OH} - V _{OL} | Figure 1 | 550 | | 910 | 550 | | 910 | 550 | | 910 | mV |
| REFERENCE (V _{BB}) | | | | | | | | | | | | |
| Reference Voltage Output (Note 4) | V _{BB} | $I_{BB} = \pm 0.5 \text{mA}$ | V _{CC} - 1.40 | | V _{CC} - 1.24 | V _{CC} - 1.40 | | V _{CC} - 1.24 | V _{CC} - 1.40 | | V _{CC} - 1.24 | V |
| SUPPLY | | | | | | | | | | | | |
| Supply Current (Note 5) | IEE | | | 30 | 40 | | 32 | 40 | | 34 | 42 | mA |

AC ELECTRICAL CHARACTERISTICS


 $(V_{CC} - V_{EE} = +3.0 V \text{ to } +3.8 V, \text{ outputs} \text{ are loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2 V, \text{ input frequency} = 1.5 GHz, \text{ input transition time} = 125 ps (20\% \text{ to } 80\%), SEL = \text{high or low, } \overline{EN} = \text{low, } V_{IHD} = V_{EE} + 1.2 V \text{ to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15 V, V_{IHD} - V_{ILD} = 0.15 V \text{ to } 3 V, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} - V_{EE} = +3.3 V.$) (Notes 1, 6)


| DADAMETED | SYMBOL CONDITIONS | | -40°C | | | +25°C | | | +85°C | | | UNITS |
|---------------------------------------|---------------------------------|--|-------|-----|-----|-------|-----|-----|-------|-----|-----|----------|
| PARAMETER SYMBO | SYMBOL | LICONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| CLK to Q_ Delay (Differential) | tPLHD1, tPHLD1 | Figure 2 | 290 | | 400 | 310 | | 440 | 300 | | 520 | ps |
| SCLK to Q_ Delay | tPLHD3, tPHLD3 | $V_{IL} = V_{CC} - 1.55V$, $V_{IH} = V_{CC} - 1.09V$, Figure 3 | 290 | | 400 | 310 | | 440 | 300 | | 520 | ps |
| Output-to-Output Skew (Note 7) | tskoo | | | 5 | 30 | | 20 | 40 | | 20 | 50 | ps |
| Part-to-Part Skew (Note 8) | tskpp | | | | 110 | | | 130 | | | 220 | ps |
| Added Random Jitter (Note 9) | t _{RJ} | f _{IN} = 1.5GHz clock | | 0.8 | 1.2 | | 0.8 | 1.2 | | 0.8 | 1.2 | ps (RMS) |
| Added Deterministic Jitter (Note 9) | t _D J | 1.5Gbps 2E ²³ -1 PRBS pattern | | 50 | 70 | | 50 | 70 | | 50 | 70 | ps (p-p) |
| Switching Frequency | fMAX | (V _{OH} - V _{OL}) ≥ 400mV, Figure 2 | 1.5 | | | 1.5 | | | 1.5 | | | GHz |
| Output Rise/Fall Time (20% to 80%) | t _R , t _F | Figure 2 | 80 | | 120 | 90 | | 130 | 90 | | 145 | ps |


- **Note 1:** Measurements are made with the device in thermal equilibrium.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.
- **Note 3:** DC parameters are production tested at $T_A = +25^{\circ}$ C and guaranteed by design over the full operating temperature range.
- Note 4: Use VBB only for inputs that are on the same device as the VBB reference.
- Note 5: All pins are open except V_{CC} and V_{EE}.
- Note 6: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- Note 7: Measured between outputs of the same part at the signal crossing points for a same-edge transition.
- Note 8: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
- Note 9: Device jitter added to a jitter-free input signal.

Typical Operating Characteristics


 $(V_{CC} = +3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.15V$, input transition time = 125ps (20% to 80%), $f_{IN} = 1.5GHz$, outputs loaded with 50 Ω to $(V_{CC} - 2V)$, $T_A = +25$ °C, unless otherwise noted.)








PROPAGATION DELAY vs. HIGH VOLTAGE OF DIFFERENTIAL INPUT (V_{IHD})



PROPAGATION DELAY vs. TEMPERATURE



Pin Description

| PIN | NAME | FUNCTION |
|--------|-----------------|--|
| 1 | Q0 | Noninverting Q0 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 2 | Q0 | Inverting Q0 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 3 | Q1 | Noninverting Q1 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 4 | Q1 | Inverting Q1 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 5 | Q2 | Noninverting Q2 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 6 | Q2 | Inverting Q2 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 7 | Q3 | Noninverting Q3 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 8 | Q3 | Inverting Q3 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 9 | Q4 | Noninverting Q4 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 10 | Q4 | Inverting Q4 Output. Typically terminate with 50Ω resistor to (V _{CC} - 2V). |
| 11 | V _{EE} | Negative Supply Voltage |
| 12 | SEL | Clock Select Input (Single Ended). Drive low to select the CLK, $\overline{\text{CLK}}$ input. Drive high to select the SCLK input. The SEL threshold is equal to V _{BB} . Internal 60k Ω pulldown to V _{EE} . |
| 13 | V _{BB} | Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass with a 0.01µF ceramic capacitor to V _{CC} ; otherwise, leave it unconnected. |
| 14 | CLK | Inverting Differential Clock Input. Internal 75k Ω pullup to V _{CC} and 75k Ω pulldown to V _{EE} . |
| 15 | CLK | Noninverting Differential Clock Input. Internal 75kΩ pulldown to VEE. |
| 16 | SCLK | Single-Ended Clock Input. Internal 75kΩ pulldown to VEE. |
| 17 | NC | Not Internally Connected. Solder to PC board for package thermal dissipation. |
| 18, 20 | Vcc | Positive Supply Voltage. Bypass V _{CC} to V _{EE} with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device. |
| 19 | ĒN | Output Enable Input. Outputs are synchronously enabled on the falling edge of the clock input when $\overline{\text{EN}}$ is low. Outputs are synchronously set to low on the falling edge of the clock input when $\overline{\text{EN}}$ is high. Internal $60\text{k}\Omega$ pulldown to V_{EE} . |

Detailed Description

The MAX9316 is a low-skew, 1-to-5 differential driver designed for clock or data distribution. A 2-to-1 MUX selects one of the two clock inputs, CLK, CLK and SCLK. The CLK and CLK input is differential while the SCLK is single ended. The MUX is switched by the single-ended SEL input. A logic low selects the CLK input and a logic high selects the SCLK input. The SEL logic threshold is set by the internal voltage reference VBB. SEL input can be driven by VCC and VEE or by a single-ended LVPECL/LVECL signal. The selected input is reproduced at five differential outputs, Q0 to Q4.

Synchronous Enable

The MAX9316 is synchronously enabled and disabled with outputs in the low state to eliminate shortened clock pulses. \overline{EN} is connected to the input of an edgetriggered D flip-flop. After power-up, drive \overline{EN} low and toggle the selected clock input to enable the outputs. The outputs are enabled on the falling edge of the selected clock input after \overline{EN} goes low. The outputs are disabled to a low state on the falling edge of the selected clock input after \overline{EN} goes high. The threshold for \overline{EN} is equal to VBB.

Supply

For interfacing to differential HSTL and LVPECL signals, the V_{CC} range is from +3.0 to +3.8V (with V_{EE} ground-

ed), allowing high-performance clock or data distribution in systems with a nominal +3.3V supply. For interfacing to differential LVECL, the VEE range is -3.0V to -3.8V (with VCC grounded). Output levels are referenced to VCC and are considered LVPECL or LVECL, depending on the level of the VCC supply. With VCC connected to a positive supply and VEE connected to ground, the outputs are LVPECL. The outputs are LVECL when VCC is connected to ground and VEE is connected to a negative supply.

Input Bias Resistors

When the inputs are open, the internal bias resistors set the inputs to low state. The inverting input (\overline{CLK}) is biased with a $75k\Omega$ pullup to VCC and a $75k\Omega$ pulldown to VEE. The noninverting inputs (CLK) and the single-ended input (SCLK) are each biased with a $75k\Omega$ pulldown to VEE. The single-ended \overline{EN} and SEL inputs are each biased with a $60k\Omega$ pulldown to VEE.

Differential Clock Input Limits

The maximum magnitude of the differential signal applied to the differential clock input is 3.0V. This limit also applies to the difference between any reference voltage input and a single-ended input. Specifications for the high and low voltages of a differential input (VIHD and VILD) and the differential input voltage (VIHD - VILD) apply simultaneously.

Single-Ended Clock Input and VBB

The differential clock input can be configured to accept a single-ended input. This is accomplished by connecting the on-chip reference voltage, VBB, to the inverting or noninverting input of the differential input as a reference. For example, the differential CLK, CLK input is converted to a noninverting, single-ended input by connecting VBB to CLK and connecting the single-ended input signal to CLK. Similarly, an inverting configuration is obtained by connecting VBB to CLK and connecting the single-ended input to CLK. With a differential input configured as single ended (using VBB), the singleended input can be driven to VCC and VEE or with a single-ended LVPECL/LVECL signal. Note that the single-ended input must be least VBB ±95mV or a differential input of at least 95mV to switch the outputs to the VOH and VOL levels specified in the DC Electrical Characteristics table.

When using the V_{BB} reference output, bypass it with a 0.01 μ F ceramic capacitor to V_{CC} . If the V_{BB} reference is not used, leave it open. The V_{BB} reference can source or sink 0.5mA. Use V_{BB} only for an input that is on the same device as the V_{BB} reference.

Applications Information

Supply Bypassing

Bypass V_{CC} to V_{EE} with high-frequency surface-mount ceramic $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors in parallel as close to the device as possible, with the $0.01\mu\text{F}$ capacitor closest to the device. Use multiple parallel vias to minimize parasitic inductance. When using the V_{BB} reference output, bypass it with a $0.01\mu\text{F}$ ceramic capacitor to V_{CC} (if the V_{BB} reference is not used, it can be left open).

Controlled-Impedance Traces

Input and output trace characteristics affect the performance of the MAX9316. Connect input and output signals with 50Ω characteristic impedance traces. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50Ω characteristic impedance through cables and connectors. Reduce skew within a differential pair by matching the electrical length of the traces.

Output Termination

Terminate outputs with 50Ω to V_{CC} - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and $\overline{\text{Q0}}$.

Chip Information

TRANSISTOR COUNT: 616
PROCESS: Bipolar




Figure 1. MAX9316 Switching Characteristics with Single-Ended Input




Figure 2. MAX9316 Timing Diagram




Figure 3. MAX9316 Timing Diagram for SCLK






Figure 4. MAX9316 EN Timing Diagram


Functional Diagram



Package Information



Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600