## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## MC10E111, MC100E111

## 5 V ECL 1:9 Differential Clock Driver

## Description

The $\mathrm{MC} 10 \mathrm{E} / 100 \mathrm{E} 111$ is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the $\mathrm{V}_{\mathrm{BB}}$ output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all $\overline{\mathrm{Q}}$ outputs HIGH.

The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within-device, and empirical modeling is used to determine process control limits that ensure consistent $t_{p d}$ distributions from lot to lot. The net result is a dependable, guaranteed low skew device.

The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about $10-20 \mathrm{pS}$ in TPD. The skew between any two output pairs within a device is typically about 25 nS . If other output pairs are not terminated, the lowest TPD delay time results from both output pairs and the skew is typically 25 nS . When all outputs are terminated, the greatest TPD (delay time) occurs and all outputs display about the same $10-20 \mathrm{pS}$ increase in TPD, so the relative skew between any two output pairs remains about 25 nS .

The $\mathrm{V}_{\mathrm{BB}}$ pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to $\mathrm{V}_{\mathrm{BB}}$ as a switching reference voltage. $\mathrm{V}_{\mathrm{BB}}$ may also rebias AC coupled inputs. When used, decouple $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{CC}}$ via a $0.01 \mu \mathrm{~F}$ capacitor and limit current sourcing or sinking to 0.5 mA . When not used, $\mathrm{V}_{\mathrm{BB}}$ should be left open.

The 100 Series contains temperature compensation.

## Features

- Guaranteed Skew Spec
- Differential Design
- $\mathrm{V}_{\mathrm{BB}}$ Output
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=4.2 \mathrm{~V}$ to 5.7 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
with $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.7 V
- Internal Input $50 \mathrm{~K} \Omega$ Pulldown Resistors
- ESD Protection: > 3 kV Human Body Model
- Meets or Exceeds JEDEC Standard EIA/JESD78 IC Latchup Test
- Moisture Sensitivity: Level 3 (Pb-Free)
(For Additional Information, see Application Note AND8003/D)
- Flammability Rating: UL 94 V-0 @ 0.125 in,

Oxygen Index: 28 to 34

- Transistor Count $=178$ Devices
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free and are RoHS Compliant


MARKING DIAGRAM*


| xxx | $=10$ or 100 |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping $\dagger$ |
| :--- | :---: | :---: |
| MC10E111FNG | PLCC-28 <br> (Pb-Free) | 37 Units/Tube |
| MC10E111FNR2G | PLCC-28 <br> (Pb-Free) | 500 Tape \& Reel |
| MC100E111FNG | PLCC-28 <br> (Pb-Free) | 37 Units/Tube |
| MC100E111FNR2G | PLCC-28 <br> (Pb-Free) | 500 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10E111, MC100E111



Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| IN, IN | ECL Differential Input Pair |
| $\overline{E N}$ | ECL Enable |
| $Q_{0}, \bar{Q}_{0}-Q_{8}, \overline{Q_{8}}$ | ECL Differential Outputs |
| $V_{\text {BB }}$ | Reference Voltage Output |
| $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |
| NC | No Connect |

* All $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCO}}$ pins are tied together on the die.

Warning: All $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}$, and $\mathrm{V}_{\mathrm{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 28-Lead Pinout


Figure 2. Logic Symbol

Table 2. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} \hline 6 \\ -6 \end{gathered}$ | V |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} \hline 50 \\ 100 \end{gathered}$ | mA |
| $\mathrm{I}_{\text {BB }}$ | $\mathrm{V}_{\text {BB }}$ Sink/Source |  |  | $\pm 0.5$ | mA |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{array}{\|l\|} \hline 0 \text { lfpm } \\ 500 \text { lfpm } \end{array}$ | $\begin{aligned} & \text { PLCC-28 } \\ & \text { PLCC-28 } \end{aligned}$ | $\begin{aligned} & 63.5 \\ & 43.5 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | PLCC-28 | 22 to 26 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. 10E SERIES PECL DC CHARACTERISTICS $\left(\mathrm{V}_{C C X}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ (Note 1)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 41 | 60 |  | 42 | 60 |  | 43 | 60 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3920 | 4030 | 4110 | 4020 | 4105 | 4190 | 4090 | 4185 | 4280 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | 3050 | 3230 | 3350 | 3050 | 3210 | 3370 | 3050 | 3227 | 3405 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3870 | 4030 | 4190 | 3870 | 4030 | 4190 | 3940 | 4110 | 4280 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 3050 | 3285 | 3520 | 3050 | 3285 | 3520 | 3050 | 3302 | 3555 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | 3.6 |  | 3.73 | 3.65 |  | 3.75 | 3.69 |  | 3.90 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 3.4 |  | 4.6 | 3.4 |  | 4.6 | 3.4 |  | 4.6 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 | 0.25 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{\mathrm{IHCMR}}$ min and max vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 4. 10E SERIES NECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{Cx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}\right.$ (Note 1$\left.)\right)$

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current |  | 41 | 60 |  | 42 | 60 |  | 43 | 60 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1080 | -970 | -890 | -980 | -895 | -810 | -910 | -815 | -720 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | -1950 | -1770 | -1650 | -1950 | -1790 | -1630 | -1950 | -1773 | -1595 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1130 | -970 | -810 | -1130 | -970 | -810 | -1060 | -890 | -720 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1950 | -1715 | -1480 | -1950 | -1715 | -1480 | -1950 | -1698 | -1445 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.40 |  | -1.27 | -1.35 |  | -1.25 | -1.31 |  | -1.19 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | -1.6 |  | -0.4 | -1.6 |  | -0.4 |  | 1.6 | -0.4 | V |
| $\mathrm{IIH}^{\text {l }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 |  |  | 0.5 | 0.065 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{\mathrm{IHCMR}}$ min and max vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 5. 100E SERIES PECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ (Note 1 ))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{IEE}^{\text {en }}$ | Power Supply Current |  | 40 | 60 |  | 45 | 60 |  | 50 | 69 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3975 | 4020 | 4120 | 3975 | 4020 | 4120 | 3975 | 4020 | 4120 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 3190 | 3300 | 3380 | 3190 | 3300 | 3380 | 3190 | 3300 | 3380 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | 3.64 |  | 3.75 | 3.62 |  | 3.74 | 3.62 |  | 3.74 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 3.4 |  | 4.6 | 3.4 |  | 4.6 | 3.4 |  | 4.6 | V |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\text {EE }}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$
3. $\mathrm{V}_{\mathrm{IHCMR}}$ min and max vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 6. 100E SERIES NECL DC CHARACTERISTICS $\left(\mathrm{V}_{C C x}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}\right.$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current |  | 40 | 60 |  | 45 | 60 |  | 50 | 69 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1025 | -980 | -880 | -1025 | -980 | -880 | -1025 | -980 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | -1810 | -1700 | -1620 | -1810 | -1700 | -1620 | -1810 | -1700 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1165 | -1025 | -880 | -1165 | -1025 | -880 | -1165 | -1025 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.38 |  | -1.25 | -1.38 |  | -1.26 | -1.38 |  | -1.26 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | -1.6 |  | -0.4 | -1.6 |  | -0.4 | -1.6 |  | -0.4 | V |
| $\mathrm{IIH}^{\text {l }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 |  |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\text {EE }}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$
3. $\mathrm{V}_{\mathrm{IHCMR}}$ min and max vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 7. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ or $\mathrm{V}_{\mathrm{CCx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Toggle Frequency |  | 800 |  |  | 800 |  |  | 800 |  | MHz |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay to Output IN (Diff) (Note 2) IN (SE) (Note 3) Enable (Note 4) Disable (Note 4) | $\begin{aligned} & 430 \\ & 380 \\ & 400 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 630 \\ & 680 \\ & 900 \\ & 900 \end{aligned}$ | $\begin{aligned} & 430 \\ & 380 \\ & 450 \\ & 450 \end{aligned}$ |  | $\begin{aligned} & 630 \\ & 680 \\ & 850 \\ & 850 \end{aligned}$ | $\begin{aligned} & 430 \\ & 380 \\ & 450 \\ & 450 \end{aligned}$ |  | $\begin{aligned} & 630 \\ & 680 \\ & 850 \\ & 850 \end{aligned}$ | ps |
| $\mathrm{t}_{\text {s }}$ | Setup Time (Note 5) EN to IN | 250 | 0 |  | 200 | 0 |  | 200 | 0 |  | ps |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time (Note 6) IN to EN | 50 | -200 |  | 0 | -200 |  | 0 | -200 |  | ps |
| $\mathrm{t}_{\mathrm{R}}$ | Release Time (Note 7) EN to IN | 350 | 100 |  | 300 | 100 |  | 300 | 100 |  | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. 10 Series: $\mathrm{V}_{\text {EE }}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.

100 Series: $V_{\text {EE }}$ can vary $-0.46 /+0.8 \mathrm{~V}$.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
3. The single-ended propagation delay is defined as the delay from the $50 \%$ point of the input signal to the $50 \%$ point of the output signal.
4. Enable is defined as the propagation delay from the $50 \%$ point of a negative transition on EN to the $50 \%$ point of a positive transition on $Q$ (or a negative transition on $\bar{Q}$ ). Disable is defined as the propagation delay from the $50 \%$ point of a positive transition on EN to the $50 \%$ point of a negative transition on $Q$ (or a positive transition on $Q$ ).
5. The setup time is the minimum time that EN must be asserted prior to the next transition of $\operatorname{IN} / \mathbb{I N}$ to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that $\mathrm{IN} / \overline{\mathrm{IN}}$ transition (Figure 3).
6. The hold time is the minimum time that EN must remain asserted after a negative going $\mathbb{I N}$ or a positive going $\mathbb{N}$ to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that $\mathrm{IN} / \mathbb{N}$ transition (Figure 4).
7. The release time is the minimum time that EN must be deasserted prior to the next $\mathbb{N} / \mathbb{N}$ transition to ensure an output response that meets the specified IN to Q propagation delay and output transition times (Figure 5).
8. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.

Table 7. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}\right.$ or $\mathrm{V}_{C C x}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 1))

|  | Characteristic | -40 ${ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\text {skew }}$ | Within-Device Skew (Note 8) |  | 25 | 75 |  | 25 | 50 |  | 25 | 50 | ps |
| $\mathrm{t}_{\text {JITTER }}$ | Random Clock Jitter (RMS) |  | <1 | <2 |  | <1 | <2 |  | <1 | <2 | ps |
| $\mathrm{V}_{\mathrm{PP}}$ | Minimum Input Swing | 50 |  |  | 50 |  |  | 50 |  |  | mV |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise/Fall Time | 250 | 450 | 650 | 275 | 375 | 600 | 275 | 375 | 600 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. 10 Series: $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.

100 Series: VEE can vary -0.46 / +0.8 V.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
3. The single-ended propagation delay is defined as the delay from the $50 \%$ point of the input signal to the $50 \%$ point of the output signal.
4. Enable is defined as the propagation delay from the $50 \%$ point of a negative transition on EN to the $50 \%$ point of a positive transition on $Q$ (or a negative transition on $\bar{Q}$ ). Disable is defined as the propagation delay from the $50 \%$ point of a positive transition on $\overline{E N}$ to the $50 \%$ point of a negative transition on $Q$ (or a positive transition on $\bar{Q}$ ).
5. The setup time is the minimum time that EN must be asserted prior to the next transition of IN/TN to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that $\mathrm{IN} / \mathrm{IN}$ transition (Figure 3).
6. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive going IN to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that $\mathrm{IN} / \overline{\mathrm{IN}}$ transition (Figure 4).
7. The release time is the minimum time that $\overline{E N}$ must be deasserted prior to the next $\mathrm{IN} / \mathbb{I N}$ transition to ensure an output response that meets the specified IN to Q propagation delay and output transition times (Figure 5).
8. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.


Figure 3. Setup Time


Figure 4. Hold Time


Figure 5. Release Time

## MC10E111, MC100E111



Figure 6. $\mathrm{F}_{\text {max }}$ /Jitter


Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices)

Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS ${ }^{\text {mw }}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

## MC10E111, MC100E111

## PACKAGE DIMENSIONS

28 LEAD PLLC
FN SUFFIX
CASE 776-02
ISSUE F



VIEW D-D



VIEW S

NOTES:

1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOPOF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE 2. DIMENSION G1, TRUE POSITION TO BE 2. DIMENSION G1, TRUE POSITION NTINE
MEASURED AT DATUM -T-, SEATING PLANE. MEASURED AT DATUM-T-, SEATING PLA
2. DIMENSIONS R AND UD NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 ( 0.250 ) PER SIDE.
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH
4. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE O.jTERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXTREMES OF THE PLASIIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR
BURRS, GATE BURRS AND INTERLEAD BURRS, GATE BURRS AND INTERLEAD
FLASH, BUT INCLUDING ANY MISMATCH FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
5. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 ( 0.635 ).

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.485 | 0.495 | 12.32 | 12.57 |
| B | 0.485 | 0.495 | 12.32 | 12.57 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.021 | 0.33 | 0.53 |
| G | 0.050 |  | BSC | 1.27 |
| BSC |  |  |  |  |
| H | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | --- | 0.51 | --- |
| K | 0.025 | --- | 0.64 | --- |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| V | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| X | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | --- | 0.020 | --- | 0.50 |
| Z | $2^{\circ}$ | $10^{\circ}$ | $2^{\circ}$ | $10^{\circ}$ |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.040 | --- | 1.02 | --- |


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

