

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

MC10H645

2:1:9 TTL Clock Driver

Description

The MC10H645 is a single supply, low skew, TTL I/O 2:1:9 Clock Driver. Devices in the H600 clock driver family utilizes the PLCC-28 for optimal power and signal pin placement.

The device features a 24 mA TTL output stage with AC performance specified into a 50 pF load capacitance. A 2:1 input Mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH.


Features

- Low Skew Typically 0.65 ns Within Device
- Guaranteed Skew Spec 1.25 ns Part-to-Part
- Input Clock Muxing
- Differential ECL Internal Design
- Single Supply
- Extra TTL and ECL Power/Ground Pins
- These Devices are Pb-Free and are RoHS Compliant*




ON Semiconductor®

www.onsemi.com



PLCC
FN SUFFIX
CASE 776

MARKING DIAGRAM



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC10H645




Figure 1. Logic Diagram




Figure 2. Pinout: 28-Lead PLCC (Top View)

Table 1. PIN NAMES

PIN	FUNCTION
GT	TTL Ground (0 V)
VT	TTL V _{CC} (+5.0 V)
VE	ECL V _{CC} (+5.0 V)
GE	ECL Ground (0 V)
Dn	TTL Signal Input
Q0 – Q8	TTL Signal Outputs
SEL	TTL Mux Select

Table 2. PIN DESCRIPTIONS

Pin	Symbol	Description	Pin	Symbol	Description
1	Q4	Signal Output (TTL)	15	VE	ECL V _{CC} (+5.0 V)
2	VT	TTL V _{CC} (+5.0 V)	16	D1	Signal Input (TTL)
3	Q3	Signal Output (TTL)	17	D0	Signal Input (TTL)
4	GT	TTL Ground (0 V)	18	NC	No Connection
5	GT	TTL Ground (0 V)	19	GT	TTL Ground (0 V)
6	Q2	Signal Output (TTL)	20	Q8	Signal Output (TTL)
7	VT	TTL V _{CC} (+5.0 V)	21	VT	TTL V _{CC} (+5.0 V)
8	Q1	Signal Output (TTL)	22	VT	TTL V _{CC} (+5.0 V)
9	VT	TTL V _{CC} (+5.0 V)	23	VT	TTL V _{CC} (+5.0 V)
10	Q0	Signal Output (TTL)	24	Q6	Signal Output (TTL)
11	GT	TTL Ground (0 V)	25	GT	TTL Ground (0 V)
12	NC	No Connection	26	GT	TTL Ground (0 V)
13	GE	ECL Ground	27	Q5	Signal Output (TTL)
14	SEL	Select Input (TTL)	28	VT	TTL V _{CC} (+5.0 V)

Table 3. TRUTH TABLE

D0	D1	SEL	Q
L	X	L	L
H	X	L	H
X	L	H	L
X	H	H	H

MC10H645

Table 4. ABSOLUTE RATINGS (Do not exceed)

Symbol	Characteristic	Value	Unit
VE (ECL)	Power Supply Voltage	-0.5 to +7.0	V
VT (TTL)	Power Supply Voltage	-0.5 to +7.0	V
VI (TTL)	Input Voltage	-0.5 to +7.0	V
V _{out}	Disabled 3-State Output	0.0 to V _T	V
T _{stg}	Storage Temperature	-65 to 150	°C
T _{amb}	Operating Temperature	0.0 to +85	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

Symbol	Characteristic	0°C		25°C		85°C		Unit	Condition	
		Min	Max	Min	Max	Min	Max			
I _{EE}	Power Supply Current	ECL		30		30		30	mA	VE Pin
I _{CCH}		TTL		30		30		30	mA	Total all VT pins
I _{CCL}				35		35		35	mA	
V _{OH}	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA	
V _{OL}	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA	
I _{OS}	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

Table 6. TTL DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

Symbol	Characteristic	0°C		25°C		85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
I _{IH}	Input HIGH Current		20 100		20 100		20 100	μA	V _{IN} = 2.7 V V _{IN} = 7.0 V
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
V _{OH}	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -24 mA
V _{OL}	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
V _{IK}	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA
I _{OS}	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

MC10H645

Table 7. AC CHARACTERISTICS ($V_T = V_E = 5.0\text{ V} \pm 5\%$)

Symbol	Characteristic		0°C		25°C		85°C		Unit	Condition
			Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay D ₀ to Output Only	Q0–Q8	4.8	5.8	4.8	5.8	5.2	6.2	ns	CL = 50 pF
t _{PLH}	Propagation Delay D ₁ to Output		4.8	5.8	4.8	5.8	5.2	6.2	ns	
t _{PHL}	Propagation Delay D ₀ to Output D ₁ to Output		4.8 4.8	5.8 5.8	4.8 4.8	5.8 5.8	5.2 5.2	6.2 6.2	ns	
t _{skpp}	Part-to-Part Skew D ₀ to Output Only			1.0		1.0		1.0	ns	
t _{skwd} *	Within-Device Skew D ₀ to Output Only			0.65		0.65		0.65	ns	
t _{PLH}	Propagation Delay SEL to Q	Q0–Q8	4.5	6.5	5.0	7.0	5.2	7.2	ns	CL = 50 pF
t _r t _f	Output Rise/Fall Time 0.8V to 2.0V	Q0–Q8	0.5 0.5	2.5 2.5	0.5 0.5	2.5 2.5	0.5 0.5	2.5 2.5	ns	CL = 50 pF
t _S	Setup Time SEL to D		1.0		1.0		1.0		ns	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

*Within-Device Skew defined as identical transitions on similar paths through a device.

Table 8. DUTY CYCLE SPECIFICATIONS ($0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$; Duty Cycle Measured Relative to 1.5 V)

Symbol	Characteristic		Min	Nom	Max	Unit	Condition
PW	Range of V _{CC} and CL to Meet Min Pulse Width (HIGH or LOW) at f _{out} ≤ 50MHz	V _{CC} CL PW	4.875 10.0 9.0	5.0	5.125 50.0 11.0	V pF ns	All Outputs

ORDERING INFORMATION





Device	Package	Shipping†
MC10H645FNG	PLCC–28 (Pb–Free)	37 Units / Rail
MC10H645FNR2G	PLCC–28 (Pb–Free)	500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MC10H645

PACKAGE DIMENSIONS

PLCC-28
FN SUFFIX
CASE 776-02
ISSUE E




NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.485	0.495	12.32	12.57
B	0.485	0.495	12.32	12.57
C	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.021	0.33	0.53
G	0.050 BSC		1.27 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	---	0.51	---
K	0.025	---	0.64	---
R	0.450	0.456	11.43	11.58
U	0.450	0.456	11.43	11.58
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Y	---	0.020	---	0.50
Z	2°	10°	2°	10°
G1	0.410	0.430	10.42	10.92
K1	0.040	---	1.02	---

MC10H645

ON Semiconductor and the  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative