## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



# 2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver

### MC100ES6014

Product Discontinuance Notice - Last Time Buy Expires on (12/3/2013)

DATA SHEET

The MC100ES6014 is a low skew 1-to-5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single-ended (if the  $V_{BB}$  output is used). HSTL and LVDS inputs can be used when the ES6014 is operating under PECL conditions.

The ES6014 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated identically into 50  $\Omega$  even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The common enable (EN) is synchronous, outputs are enabled/disabled in the LOW state. This avoids a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

The MC100ES6014, as with most other ECL devices, can be operated from a positive  $V_{CC}$  supply in PECL mode. This allows the ES6014 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Single ended CLK input pin operation is limited to a  $V_{CC} \geq 3.0$  V in PECL mode, or  $V_{EE} \leq -3.0$  V in ECL mode. Designers can take advantage of the ES6014's performance to distribute low skew clocks across the backplane or the board.

#### **Features**

- · 25 ps Within Device Skew
- 400 ps Typical Propagation Delay
- Maximum Frequency > 2 GHz Typical
- · The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode: V<sub>CC</sub> = 2.375 V to 3.8 V with V<sub>EE</sub> = 0 V
- ECL Mode:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -2.375 \text{ V}$  to -3.8 V
- LVDS and HSTL Input Compatible
- Open Input Default State
- · 20-Lead Pb-Free Package Available
- Replacement part: ICS853S014I

#### MC100ES6014




DT SUFFIX 20-LEAD TSSOP PACKAGE CASE 948E-03



EJ SUFFIX 20-LEAD TSSOP PACKAGE Pb-FREE PACKAGE CASE 948E-03

ORDERING INFORMATION					
Device Package					
MC100ES6014EJ	TSSOP-20 (Pb-Free)				
MC100ES6014EJR2	TSSOP-20 (Pb-Free)				



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Pinout (Top View) and Logic Diagram

**Table 1. Pin Description** 

Pin	Function
CLK0*, CLK0**	ECL/PECL/HSTL CLK Input
CLK1*, CLK1**	ECL/PECL/HSTL CLK Input
Q0:4, Q0:4	ECL/PECL Outputs
CLK_SEL*	ECL/PECL Active Clock Select Input
EN*	ECL Sync Enable
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

Table 2. Function Table

CLK0	CLK1	CLK_SEL	EN	Q
L	Х	L	L	L
Н	Х	L	L	Н
X	L	Н	L	L
X	Н	Н	L	Н
X	X	X	Н	L*

On next negative transition of CLK0 or CLK1

Table 3. General specifications

Charac	Value	
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor	75 kΩ	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2000 V > 200 V > 1500 V
Thermal Resistance (Junction-to-Ambient)	0 LFPM, 20 TSSOP 500 LFPM, 20 TSSOP	140°C/W 100°C/W

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

<sup>\*</sup> Pins will default LOW when left open.

<sup>\*\*</sup> Pins will default to  $V_{\mbox{\footnotesize CC}}/2$  when left open.

Table 4. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristic	Conditions	Rating	Units
V <sub>SUPPLY</sub>	Power Supply Voltage	Difference between V <sub>CC</sub> & V <sub>EE</sub>	3.9	V
V <sub>IN</sub>	Input Voltage	$V_{CC} - V_{EE} \le 3.6 \text{ V}$	V <sub>CC</sub> + 0.3 V <sub>EE</sub> – 0.3	V
I <sub>OUT</sub>	Output Current	Continuous Surge	50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source Current		±0.5	°C
T <sub>A</sub>	Operating Temperature Range		-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.

Table 5. DC Characteristics ( $V_{CC}$  = 0 V,  $V_{EE}$  = -2.5 V ± 5% or  $V_{CC}$  = 2.5 V ± 5%,  $V_{EE}$  = 0 V)

Cumbal	Characteristics		-40°C			Unit		
Symbol	Characteristics	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		30	60		30	60	mA
V <sub>OH</sub>	Output HIGH Voltage <sup>(1)</sup>	V <sub>CC</sub> -1250	V <sub>CC</sub> -990	V <sub>CC</sub> -800	V <sub>CC</sub> -1200	V <sub>CC</sub> -960	V <sub>CC</sub> -750	mV
V <sub>OL</sub>	Output LOW Voltage <sup>(1)</sup>	V <sub>CC</sub> -2000	V <sub>CC</sub> -1550	V <sub>CC</sub> -1150	V <sub>CC</sub> -1925	V <sub>CC</sub> -1630	V <sub>CC</sub> -1200	mV
V <sub>outPP</sub>	Output Peak-to-Peak Voltage	200			200			mV
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> -1165		V <sub>CC</sub> -880	V <sub>CC</sub> -1165		V <sub>CC</sub> -880	mV
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> -1810		V <sub>CC</sub> -1475	V <sub>CC</sub> -1810		V <sub>CC</sub> -1475	mV
V <sub>BB</sub>	Output Reference Voltage I <sub>BB</sub> = 200 μA	V <sub>CC</sub> -1400		V <sub>CC</sub> -1200	V <sub>CC</sub> -1400		V <sub>CC</sub> -1200	mV
V <sub>PP</sub>	Differential Input Voltage <sup>(2)</sup>	0.12		1.3	0.12		1.3	mV
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>(3)</sup>	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.0	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.0	mV
I <sub>IN</sub>	Input Current			±150			±150	μΑ

- 1. Output termination voltage  $V_{TT}$  = 0 V for  $V_{CC}$  = 2.5 V operation is supported but the power consumption of the device will increase.
- 2.  $V_{PP}$  (DC) is the minimum differential input voltage swing required to maintain device functionality.

Table 6. DC Characteristics ( $V_{CC}$  = 0 V,  $V_{EE}$  = -3.8 V to -3.135 V or  $V_{CC}$  = 3.135 V to 3.8 V,  $V_{EE}$  = 0 V)

Symbol	Characteristics	−40°C			0°C to 85°C			Unit
Syllibol	Characteristics	Min	Тур	Max	Min	Тур	Max	Ollit
I <sub>EE</sub>	Power Supply Current		30	60		30	60	mA
V <sub>OH</sub>	Output HIGH Voltage <sup>(1)</sup>	V <sub>CC</sub> -1150	V <sub>CC</sub> -1020	V <sub>CC</sub> -800	V <sub>CC</sub> -1200	V <sub>CC</sub> -970	V <sub>CC</sub> -750	mV
V <sub>OL</sub>	Output LOW Voltage <sup>(1)</sup>	V <sub>CC</sub> -1950	V <sub>CC</sub> -1620	V <sub>CC</sub> -1250	V <sub>CC</sub> -2000	V <sub>CC</sub> -1680	V <sub>CC</sub> -1300	mV
V <sub>outPP</sub>	Output Peak-to-Peak Voltage	200			200			mV
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> -1165		V <sub>CC</sub> -880	V <sub>CC</sub> -1165		V <sub>CC</sub> -880	mV
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> -1810		V <sub>CC</sub> -1475	V <sub>CC</sub> -1810		V <sub>CC</sub> -1475	mV
V <sub>BB</sub>	Output Reference Voltage I <sub>BB</sub> = 200 μA	V <sub>CC</sub> -1400		V <sub>CC</sub> -1200	V <sub>CC</sub> -1400		V <sub>CC</sub> -1200	mV
V <sub>PP</sub>	Differential Input Voltage <sup>(2)</sup>	0.12		1.3	0.12		1.3	V
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>(3)</sup>	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.1	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.1	V
I <sub>IN</sub>	Input Current			±150			±150	μА

<sup>1.</sup> Output termination voltage  $V_{TT} = 0 \text{ V for } V_{CC} = 2.5 \text{ V}$  operation is supported but the power consumption of the device will increase.

<sup>3.</sup> V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

<sup>2.</sup> V<sub>PP</sub> (DC) is the minimum differential input voltage swing required to maintain device functionality.

3.  $V_{CMR}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{CMR}$  (DC) range and the input swing lies within the  $V_{PP}$  (DC) specification.

Table 7. AC Characteristics ( $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -3.8 \text{ V}$  to -2.375 V or  $V_{CC} = 2.375 \text{ V}$  to 3.8 V,  $V_{EE} = 0 \text{ V}$ )<sup>(1)</sup>

Symbol	Characteristics	-40°C		25°C		85°C		Unit			
Symbol	Citatacteristics	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Oilit
f <sub>max</sub>	Maximum Output Frequency	2			2			2			GHz
t <sub>PLH</sub>	Propagation Delay (Differential) CLK to Q, $\overline{Q}$	300	355	425	300	375	475	300	400	525	ps
t <sub>SKEW</sub>	Within Device Skew <sup>(2)</sup> Q, $\overline{\mathbb{Q}}$ Device-to-Device Skew <sup>(2)</sup>		23	45 125		23	45 175		23	45 225	ps ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter RMS (1σ)			1			1			1	ps
V <sub>PP</sub>	Input Peak-to-Peak Voltage Swing (Differential)	200		1200	200		1200	200		1200	mV
V <sub>CMR</sub>	Differential Cross Point Voltage	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.2	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.2	V <sub>EE</sub> +0.2		V <sub>CC</sub> -1.2	V
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%–80%)	70		225	70		250	70		275	ps

- 1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to  $V_{CC}$ -2.0 V.
- 2. Skew is measured between outputs under identical transitions.





Figure 2. Typical Termination for Output Driver and Device Evaluation

#### **PACKAGE DIMENSIONS**





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NO	TO SCALE	
TITLE:				DOCUMENT NO	l: 98ASH70169A	REV: B
	20 LD TSSOP,	PITCH	0.65MM	CASE NUMBER	: 948E-03	09 MAR 2005
				STANDARD: JE	DEC	


CASE 948E-03 ISSUE B 20-LEAD TSSOP PACKAGE

PAGE 1 OF 3

#### **PACKAGE DIMENSIONS**







© FREESCALE SEMICONDUCTOR, INC. MECHA		MECHANICA	L OUTLINE	PRINT VERSION NO	TD SCALE
TITLE:			DOCUMENT NO	]: 98ASH70169A	RE∨: B
21	20 LD TSSOP, PITCH 0.65MM		CASE NUMBER	R: 948E−03	09 MAR 2005
			STANDARD: JE	DEC	

CASE 948E-03 ISSUE B 20-LEAD TSSOP PACKAGE

PAGE 2 OF 3

#### **PACKAGE DIMENSIONS**

#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.



4\ DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.



5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.



∖ DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE [-

-W-	

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NO	: 98ASH70169A	RE√: B
20 LD TSSOP, PITCH	0.65MM	CASE NUMBER	: 948E-03	09 MAR 2005
		STANDARD: JE	DEC	

CASE 948E-03 ISSUE B 20-LEAD TSSOP PACKAGE

PAGE 3 OF 3

## We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

**Technical Support** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2012. All rights reserved.