

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

Low Phase Noise, LVPECL VCXO (for 75MHz to 125MHz Fundamental Crystals)

FEATURES

- Advanced non multiplier VCXO Design for High Performance Crystal Oscillators
- Input/Output Range: 75MHz to 125MHz
- Very Low Phase Noise: <-150dBc at 100KHz
- Very low Phase Jitter: 120fs RMS at 125MHz
- High Pull Range: ±125ppm
- Linearity: <5%
- Integrated Variable Capacitors
- Complementary LVPECL Outputs
- Power Supply: 3.3V ±10%
- Available in Die or Wafer Form


DESCRIPTION

The PL586-15/-18 is a non-multiplier VCXO IC specifically designed to pull fundamental mode crystals from 75MHz to 125MHz. This IC achieves a typical pull range of ±125ppm with 5% linearity. The phase noise performance, with <120fs phase jitter, makes this an ideal solution for all high end clocking applications such as SONET, WiMax, CPRI, OBSAI, Fiber Channel, and any application where performance and quality are required.

DIE SPECIFICATIONS

Name	Value
Size	952 micron x 952 micron
Reverse side	GND
Pad dimensions	80 micron x 80 micron
Thickness	8 mil

DIE CONFIGURATION



OUTPUT ENABLE LOGIC PL586-15

OE State (Pad 4)	Output Buffers State
0	Outputs Tri-Stated
1 (Default)	Outputs Enabled


* Internal 60KΩ pull-up resistor

OUTPUT ENABLE LOGIC PL586-18

OE State (Pad 4)	Output Buffers State
0 (Default)	Outputs Enabled
1	Outputs Tri-Stated

* Internal 60KΩ pull-down resistor

BLOCK DIAGRAM



Low Phase Noise, LVPECL VCXO (for 75MHz to 125MHz Fundamental Crystals)
PAD ASSIGNMENT

Pad #	Name	X (μm)*	Y (μm)*	Description
1	VCON	-194	-365	Voltage Control input
2	XOUT	-372	-190	Crystal output connection
3	XIN	-372	158	Crystal input connection
4	VDD	-117	329	V _{DD} connection
5	QB	140	315	Complementary LVPECL output
6	Q	315	75	LVPECL output
7	VSS	373	-127	GND connection
8	OE	373	-373	Output enable pin. Internal pull up (-15) or pull down (-18).

* **Note:** Referenced to center of the die.

ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V _{DD}		4.6	V
Input Voltage, DC	V _I	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, DC	V _O	V _{SS} -0.5	V _{DD} +0.5	V
Storage Temperature	T _S	-65	150	°C
Ambient Operating Temperature	T _A	-40	85	°C
HBM ESD Protection		2,000		V

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

Low Phase Noise, LVPECL VCXO (for 75MHz to 125MHz Fundamental Crystals)
2. Voltage Control Crystal Oscillator

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
VCXO Stabilization Time *	$T_{VCXOSTB}$	From power valid			10	ms
VCXO Pullability *		XTAL $C_1 = 6.6\text{fF}$, $C_0/C_1 = 260$ $0\text{V} \leq \text{VCON} \leq V_{DD}$ (at 25°C)		± 110		ppm
		XTAL $C_1 = 8.0$, $C_0/C_1 = 250$ $0\text{V} \leq \text{VCON} \leq V_{DD}$ (at 25°C)		± 125		ppm
Varicap Control Range *		$\text{VCON} = 0$ to V_{DD}	0		3.3	V
Linearity *		$0.0\text{V} \leq \text{VCON} \leq 3.3\text{V}$		4		%
		$0.3\text{V} \leq \text{VCON} \leq 3.0\text{V}$		3		%
VCON Input Impedance *		DC Input resistance	10			M Ω
VCON Modulation BW *		$0\text{V} \leq \text{VCON} \leq V_{DD}$, -3dB		30		kHz

Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.

3. Crystal Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Crystal Resonator Frequency	F_{XIN}	Fundamental Mode, AT cut	75		125	MHz
Crystal Loading Rating	$C_{L(xtal)}$	$\text{VCON} = 1.65\text{V}$		8		pF
Shunt Capacitance	C_0				3.0	pF
Recommended ESR	R_E	$C_0 \leq 3.0\text{pF}$, up to 105MHz			25	Ω
		$C_0 \leq 2.0\text{pF}$			25	Ω
		$C_0 \leq 1.5\text{pF}$			30	Ω

4. General Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current	I_{DD}	Standard LVPECL Loading (See LVPECL Levels Test Circuit, page 4)			50	mA
Operating Voltage	V_{DD}		2.97	3.3	3.63	V
Output Clock Duty Cycle		@ $V_{DD} - 1.3\text{V}$ (See LVPECL Transition Time Waveform, page 4)	45	50	55	%
Short Circuit Current				± 50		mA

Low Phase Noise, LVPECL VCXO (for 75MHz to 125MHz Fundamental Crystals)

5. Jitter Specifications

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Period Jitter RMS	At 77.76MHz, with capacitive decoupling between V _{DD} and GND. Over 10,000 cycles		2.5		ps
Period Jitter pk-to-pk			20		
Integrated Jitter RMS at 77.76MHz	Integrated 12 kHz to 20 MHz		200		fs
Integrated Jitter RMS at 125MHz	Integrated 12 kHz to 20 MHz		120		fs

6. Phase Noise Specifications

PARAMETERS	FREQUENCY	@10Hz	@100Hz	@1kHz	@10kHz	@100kHz	@1MHz	@10MHz	UNITS
Phase Noise, relative to carrier	77.76MHz	-69	-99	-126	-147	-155	-156	-157	dBc/Hz


Note: Phase Noise measured at VCON = 0.3V to 3.0V.

7. LVPECL Electrical Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output High Voltage	V _{OH}	R _L = 50 Ω to (V _{DD} - 2V) (see figure)	V _{DD} - 1.025	V _{DD} - 0.950	V _{DD} - 0.880	V
Output Low Voltage	V _{OL}		V _{DD} - 1.810	V _{DD} - 1.700	V _{DD} - 1.620	V

8. LVPECL Switching Characteristics

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Clock Rise Time	t _r	@20/80% of output waveform			300	ps
Clock Fall Time	t _f	@80/20% of output waveform			300	ps





Low Phase Noise, LVPECL VCXO (for 75MHz to 125MHz Fundamental Crystals)

ORDERING INFORMATION


For part ordering, please contact our Sales Department:

2180 Fortune Drive, San Jose, CA 95131, USA

Tel: (408) 944-0800 Fax: (408) 474-1000

PART NUMBER

The order number for this device is a combination of the following:
Part number, Package type and Operating temperature range



Order Number	Packaging
PL586-15DC PL586-18DC	Die – Waffle Pack
PL586-15WC PL586-18WC	Wafer

Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: *Micrel's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc.*