

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

PLL AUDIO CLOCK SYNTHESIZER


MK2703

Description

The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT's patented analog Phase Locked Loop (PLL) techniques, the device uses a 27 MHz crystal or clock input to produce a buffered reference clock and a selectable audio clock.

IDT manufactures the largest variety of Set-Top Box and multimedia clock synthesizers for all applications. Consult IDT to eliminate VCXOs, crystals and oscillators from your board.


Block Diagram



Features

- Packaged in 8-pin SOIC
- Pb (lead) free package
- Uses an inexpensive, fundamental mode crystal or clock
- Supports MPEG sampling rates of 32 kHz, 44.1 kHz, 48 kHz, and 96 kHz
- Patented zero ppm synthesis error in all clocks
- All frequencies are frequency locked
- Advanced, low power, sub-micron CMOS process
- Operating voltage of 3.3 V or 5 V
- Industrial temperature version available
- ***The MK2703B is recommended for new designs***

Pin Assignment



8-pin (150 mil) SOIC

AUDIO CLOCK OUTPUT SELECT TABLE

S1	S0	CLK (MHz)
0	0	8.192
0	1	11.2896
1	0	12.288
1	1	24.576

Key: 0 = Connect pin directly to ground

1 = Connect pin directly to VDD

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X1	XI	Crystal Connection. Connect to a 27 MHz fundamental crystal or clock.
2	VDD	Power	Connect to +3.3 V or +5 V.
3	GND	Power	Connect to ground.
4	27M	Output	27 MHz buffered reference clock output.
5	CLK	Output	Audio clock output per table above.
6	S1	Input	Audio clock frequency select input #1. Determines CLK output per table above. Internal pull-up resistor.
7	S0	Input	Audio clock frequency select input #0. Determines CLK output per table above. Internal pull-up resistor.
8	X2	XO	Crystal connection to a 27 MHz crystal, or leave unconnected for clock output.

External Components

Decoupling Capacitor

As with any high-performance mixed-signal IC, the MK2703 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01 μ F must be connected between VDD and GND on pins 2 and 3. It must be connected close to the MK2703 to minimize lead inductance. No external power supply filtering is required for the MK2703.

Series Termination Resistor

A 33 Ω terminating resistor can be used next to the clock outputs for trace lengths over one inch.

Crystal Load Capacitors

The total on-chip capacitance is approximately 16 pF. A parallel resonant, fundamental mode, AT cut 27 MHz crystal should be used. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the

stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be

connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal $(C_L - 16 \text{ pF}) \times 2$. In this equation, C_L = crystal load capacitance in pF. Example: For a crystal with an 18 pF load capacitance, each crystal capacitor would be 4 pF $[(18-16) \times 2] = 4$.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK2703. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	-0.5 V to 7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature, MK2703S (commercial)	0 to +70° C
Ambient Operating Temperature, MK2703SI (industrial)	-40 to +85° C
Storage Temperature	-65 to +150° C
Soldering Temperature	260° C

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.13		+5.50	V

DC Electrical Characteristics

VDD=3.3 V \pm 5% , Ambient temperature -40 to +85° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	VDD		3.13		5.50	V
Input High Voltage	V _{IH}	X1 pin only Note 1	(VDD/2)+1	VDD/2		V
Input Low Voltage	V _{IL}	X1 pin only Note 1		VDD/2	(VDD/2)-1	V
Input High Voltage	V _{IH}	S0, S1 pins	2.0			V
Input Low Voltage	V _{IL}	S0, S1 pins			0.8	V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Output Low Voltage	V_{OL}	$I_{OL} = 12 \text{ mA}$			0.4	V
Output High Voltage, CMOS level	V_{OH}	$I_{OH} = -4 \text{ mA}$	VDD-0.4			V
Operating Supply Current	IDD	No load VDD = 3.3 V		25		mA
Short Circuit Current		CLK output		± 50		mA
Input Capacitance	C_{IN}	S0, S1 pins		5		pF
Nominal Output Impedance				20		Ω
Frequency Synthesis Error		All Clocks			0	ppm
Internal Pull-up Resistor	R_{PUP}	S1, S0 pins		500		k Ω

Note 1: CMOS level input. Nominal trigger point is VDD/2 for 3.3 V or 5 V operation.

AC Electrical Characteristics

VDD = 3.3 V $\pm 5\%$, Ambient Temperature -40 to +85° C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Crystal or Clock Frequency	F_{IN}			27		MHz
Output Clock Rise Time	t_{OR}	0.8 to 2.0 V, Note 1			1.5	ns
Output Clock Fall Time	t_{OF}	2.0 to 8.0 V, Note 1			1.5	ns
Clock Stabilization Time after Power-up					10	ms
Changing Frequency Setting					10	ms
Output Clock Duty Cycle		at VDD/2, Note 1	40		60	%
Maximum Absolute Jitter, short term	t_{ja}	Deviation from mean		± 190		ps

Note 1: Measured with 15 pF load.


Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		150		$^{\circ}\text{C/W}$
	θ_{JA}	1 m/s air flow		140		$^{\circ}\text{C/W}$
	θ_{JA}	3 m/s air flow		120		$^{\circ}\text{C/W}$
Thermal Resistance Junction to Case	θ_{JC}			40		$^{\circ}\text{C/W}$

Marking Diagram - MK2703SLF



Marking Diagram - MK2703SILF




Notes:

1. ##### is the lot number.
2. YYWW is the last two digits of the year and the week number that the part was assembled.
3. Bottom mark denotes country of origin.

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
MK2703SLF	see page 5	Tubes	8-pin SOIC	0 to +70° C
MK2703SLFTR		Tape and Reel	8-pin SOIC	0 to +70° C
MK2703SILF	see page 5	Tubes	8-pin SOIC	-40 to +85° C
MK2703SILFTR		Tape and Reel	8-pin SOIC	-40 to +85° C

“LF” denotes Pb (lead) free package.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.
www.idt.com



www.IDT.com