## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

## **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

### **Phase Locked Loop**

The MC14046B phase locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs, PCAin and PCB<sub>in</sub>. Input PCA<sub>in</sub> can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1<sub>out</sub>, and maintains 90° phase shift at the center frequency between PCA<sub>in</sub> and PCB<sub>in</sub> signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2out and LD, and maintains a 0° phase shift between PCA<sub>in</sub> and PCB<sub>in</sub> signals (duty cycle is immaterial). The linear VCO produces an output signal VCOout whose frequency is determined by the voltage of input VCO<sub>in</sub> and the capacitor and resistors connected to pins C1<sub>A</sub>, C1<sub>B</sub>, R1, and R2. The source-follower output SFout with an external resistor is used where the VCO<sub>in</sub> signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage—to—frequency conversion and motor speed control.

#### **Features**

- Buffered Outputs Compatible with Low-Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin-for-Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive OR Gate and is Duty Cycle Limited
- Phase Comparator 2 Switches on Rising Edges and is not Duty Cycle Limited
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

# ON

#### ON Semiconductor®

http://onsemi.com






SOIC-16 WB DW SUFFIX CASE 751G SOEIAJ-16 F SUFFIX CASE 966

#### **MARKING DIAGRAMS**





SOIC-16 WB

SOEIAJ-16

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

= Pb-Free Indicator

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.


#### **MAXIMUM RATINGS** (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub>	Input Voltage Range (All Inputs)	-0.5 to V <sub>DD</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Operating Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

#### **BLOCK DIAGRAM**



#### PIN ASSIGNMENT

_			_
TD [	1 ●	16	V <sub>DD</sub>
PC1 <sub>out</sub>	2	15	ZENER
PCB <sub>in</sub>	3	14	PCA <sub>in</sub>
VCO <sub>out</sub>	4	13	PC2 <sub>out</sub>
INH [	5	12	] R2
C1 <sub>A</sub>	6	11	] R1
C1 <sub>B</sub>	7	10	SF <sub>out</sub>
v <sub>ss</sub> [	8	9	vco <sub>in</sub>

#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			$V_{DD}$	- 5	5°C		25°C		125	5°C	
Characteristic		Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (Note 2) (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
(V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	І <sub>ОН</sub>	5.0 5.0 10 15	-1.2 -0.25 -0.62 -1.8	- - -	-1.0 -0.2 -0.5 -1.5	-1.7 -0.36 -0.9 -3.5	- - - -	-0.7 -0.14 -0.35 -1.1	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		l <sub>in</sub>	15	_	±0.1	_	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance		C <sub>in</sub>	-	_	_	_	5.0	7.5	-	_	pF
Quiescent Current (Per Package) Inh = PCA Zener = VCO <sub>in</sub> = 0 V, PCI or 0 V, I <sub>out</sub> = 0 μA		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note (Inh = "0", $f_0$ = 10 kHz, $C_L$ R1 = 1.0 M $\Omega$ , R2 = $\infty$ R <sub>SI</sub> and 50% Duty Cycle)	= 50 pF,	Ι <sub>Τ</sub>	5.0 10 15			$I_{T} = (2$	.46 μA/kHz) .91 μA/kHz) .37 μA/kHz)	f + I <sub>DD</sub>	•		mAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Noise immunity specified for worst–case input combination.

Noise Margin for both "1" and "0" level =  $1.0 \text{ Vdc min } @ \text{V}_{DD} = 5.0 \text{ Vdc}$  $2.0 \text{ Vdc min } @ \text{V}_{DD} = 10 \text{ Vdc}$ 

2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc

3. To Calculate Total Current in General:


$$I_{T} \approx 2.2 \ x \ V_{DD} \Big( \frac{VCO_{in} - 1.65}{R1} \ + \frac{V_{DD} - 1.35}{R2} \Big)^{3/4} \ + 1.6 \ x \Big( \frac{VCO_{in} - 1.65}{R_{SF}} \Big)^{3/4} \ + 1 \ x \ 10^{-3} \ (C_{L} + 9) \ V_{DD} \ f + 1 \ x \ 10^{-3$$

 $1\times10^{-1}~V_{DD}^{2}\left(\frac{100\%~Duty~Cycle~of~PCA_{in}}{100}\right) + I_{Q} \\ \qquad \text{where:}~~I_{T}~in~\mu\text{A},~C_{L}~in~p\text{F},~VCO_{in},~V_{DD}~in~Vdc,~f~in~k\text{Hz},~and~R1,~R2,~R_{SF}~in~M\Omega,~C_{L}~on~VCO_{out}.$ 

#### **ELECTRICAL CHARACTERISTICS** (Note 4) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

		V	Minimum		Maximum	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Device	Typical	Device	Units
Output Rise Time	t <sub>TLH</sub>					ns
$t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$		5.0	_	180	350	
$t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$		10	_	90	150	
$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$		15	-	65	110	
Output Fall Time	t <sub>THL</sub>					ns
$t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		5.0	_	100	175	
$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	_	50	75 55	
$t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		15	_	37	55	
PHASE COMPARATORS 1 and 2		1	1	ı	1	1
Input Resistance – PCA <sub>in</sub>	R <sub>in</sub>	5.0	1.0	2.0	-	MΩ
		10	0.2	0.4	_	
		15	0.1	0.2	_	
– PCB <sub>in</sub>	R <sub>in</sub>	15	150	1500	_	MΩ
Minimum Input Se-sitivity	V <sub>in</sub>	5.0	_	200	300	mV p-p
AC Coupled — PCA <sub>in</sub>		10	_	400	600	
C series = 1000 pF, f = 50 kHz		15	_	700	1050	
DC Coupled – PCA <sub>in</sub> , PCB <sub>in</sub>	-	5 to 15	See	e Noise Immu	unity	
VOLTAGE CONTROLLED OSCILLATOR (VCO)						
Maximum Frequency	f <sub>max</sub>	5.0	0.5	0.7	_	MHz
$(VCO_{in} = V_{DD}, C1 = 50 pF$		10	1.0	1.4	_	
R1 = 5.0 kΩ, and R2 = $\infty$ )		15	1.4	1.9	_	
Temperature – Frequency Stability	_	5.0	_	0.12	_	%/°C
(R2 = ∞ )		10	_	0.04	_	
		15	_	0.015	_	
Linearity (R2 = ∞)	_					%
$(VCO_{in} = 2.5 \text{ V} \pm 0.3 \text{ V}, R1 > 10 \text{ k}\Omega)$		5.0	_	1.0	_	
$(VCO_{in} = 5.0 \text{ V} \pm 2.5 \text{ V}, R1 > 400 \text{ k}\Omega)$		10	_	1.0	_	
$(VCO_{in} = 7.5 \text{ V} \pm 5.0 \text{ V}, R1 \ge 1000 \text{ k}\Omega)$		15	-	1.0	_	
Output Duty Cycle	_	5 to 15	-	50	-	%
Input Resistance – VCO <sub>in</sub>	R <sub>in</sub>	15	150	1500	-	MΩ
SOURCE-FOLLOWER						
Offset Voltage	_	5.0	_	1.65	2.2	V
(VCO <sub>in</sub> minus SF <sub>out</sub> , RSF > 500 k $\Omega$ )		10	_	1.65	2.2	
		15	_	1.65	2.2	
Linearity	_					%
$(VCO_{in} = 2.5 \text{ V} \pm 0.3 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		5.0	_	0.1	-	
$(VCO_{in} = 5.0 \text{ V} \pm 2.5 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		10	_	0.6	_	
$(VCO_{in} = 7.5 \text{ V} \pm 5.0 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		15	-	0.8	_	
ZENER DIODE	ľ	1	1	I	1	1
Zener Voltage ( $I_z = 50 \mu A$ )	VZ	-	6.7	7.0	7.3	V
Dynamic Resistance (I <sub>z</sub> = 1.0 mA)	$R_Z$	-	-	100	_	Ω
			1			

<sup>4.</sup> The formula given is for the typical characteristics only.





Refer to Waveforms in Figure 3.


Figure 1. Phase Comparators State Diagrams

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2			
No signal on input PCA <sub>in</sub> .	VCO in PLL system adjusts to center frequency (f <sub>0</sub> ).	VCO in PLL system adjusts to minimum frequency (f <sub>min</sub> ).			
Phase angle between PCA <sub>in</sub> and PCB <sub>in</sub> .	90° at center frequency (f <sub>0</sub> ), approaching 0° and 180° at ends of lock range (2f <sub>L</sub> )	Always 0° in lock (positive rising edges).			
Locks on harmonics of center frequency.	Yes	No			
Signal input noise rejection.	High Low				
Lock frequency range (2f <sub>L</sub> ).	The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2f_L = \text{full VCO}$ frequency range = $f_{\text{max}} - f_{\text{min}}$ .				
Capture frequency range (2f <sub>C</sub> ).	The frequency range of the input signal on which the loop will lock if it was initially out of lock.				
	Depends on low–pass filter characteristics (see Figure 3). $f_C \le f_L$	$f_C = f_L$			
Center frequency (f <sub>0</sub> ).	The frequency of VCO <sub>out</sub> , when VCO <sub>in</sub> = 1/2	V <sub>DD</sub>			
VCO output frequency (f).	$f_{min} = \frac{1}{R_2(C_1 + 32 \text{ pF})}$ (Vo	CO input = V <sub>SS</sub> )			
Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than ± 20%.	$f_{max} = \frac{1}{R_1(C_1 + 32 \text{ pF})} + f_{min} \qquad (V_0)$ Where: $10K \le R_1 \le 1 \text{ M}$ $10K \le R_2 \le 1 \text{ M}$ $100\text{pF} \le C_1 \le .01 \mu\text{F}$	$_{CO}$ input = $V_{DD}$ )			

Figure 2. Design Information







Typically: 
$$R_4 C_2 = \frac{6N}{f_{max}} - \frac{N}{2 \pi \Delta f}$$
 
$$(R_3 + 3,000\Omega) C_2 = \frac{100N\Delta f}{f_{max}^2} - R_4 C_2$$
 
$$\Delta f = f_{max} - f_{min}$$

NOTE: Sometimes R3 is split into two series resistors each R3  $\div$  2. A capacitor  $C_C$  is then placed from the midpoint to ground. The value for  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\Omega_n$ . In Figure B, the ratio of R3 to R4 sets the damping, R4  $\cong$  (0.1)(R3) for optimum results.

Definitions: N = Total division ratio in feedback loop  $K\phi = V_{DD}/\pi$  for Phase Comparator 1


 $K\phi = V_{DD}/4 \pi$  for Phase Comparator 2


$$K_{VCO} = \frac{2 \pi \Delta f_{VCO}}{V_{DD} - 2 V}$$
 for a typical design  $\Omega_n \cong \frac{2 \pi f_r}{10}$  (at phase detector input) 
$$\zeta \cong 0.707$$

#### LOW-PASS FILTER

2011 17100 1121211				
Filter A	Filter B			
$\omega_{n} = \sqrt{\frac{K_{\phi}KVCO}{NR_{3}C_{2}}}$	$\omega_{n} = \sqrt{\frac{K_{\varphi}KVCO}{NC_{2}(R_{3} + R_{4})}}$			
$\zeta = \frac{N\omega_n}{2K_{\varphi}K_{VCO}}$	$\zeta = 0.5 \omega_{\text{n}} (\text{R}_3\text{C}_2 + \frac{\text{N}}{\text{K}_{\phi}\text{KVCO}})$			
$F(s) = \frac{1}{R_3 C_2 S + 1}$	$F(s) = \frac{R_3C_2S + 1}{S(R_3C_2 + R_4C_2) + 1}$			

#### Waveforms





Note: for further information, see:

- (1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase-Lock Loop Design Fundamentals", AN-535, Motorola Inc.
- (4) A. B. Przedpelski, "Phase-Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

Figure 3. General Phase-Locked Loop Connections and Waveforms

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>	
MC14046BDWG	SOIC-16 WB (Pb-Free)	47 Units / Tube	
NLV14046BDWG*	SOIC-16 WB (Pb-Free)	47 Units / Tube	
MC14046BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel	
MC14046BFELG	SOEIAJ-16 (Pb-Free)	2000 Units / Tape & Reel	
MC14046BFG	SOEIAJ-16 (Pb-Free)	50 Units / Rail	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

#### **PACKAGE DIMENSIONS**


#### SOIC-16 WB **DW SUFFIX** CASE 751G-03 ISSUE D



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	10.15	10.45				
Е	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
а	0 °	7 °				


#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**

SOEIAJ-16 F SUFFIX CASE 966 ISSUE A



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 114-3M, 1962.

  CONTROLLING DIMENSION: MILLIMETER.

  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	TERS INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.10	0.20	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
М	0 °	10 °	0 °	10°	
$Q_1$	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and the unare registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product products are not application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if suc

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 700 2910

Europe, Middle East and Africa Technical Suppo Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative