

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

# 2.5V / 3.3V ECL ÷2, ÷4, ÷8 Clock Generation Chip


The MC100LVEP34 is a low skew  $\div 2$ ,  $\div 4$ ,  $\div 8$  clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.

The common enable  $(\overline{EN})$  is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip–flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start–up, the internal flip–flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEP34s in a system. Single–ended CLK input operation is limited to a  $V_{CC} \geq 3.0$  V in PECL mode, or  $V_{EE} \leq -3.0$  V in NECL mode.


#### Features

- 35 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- The 100 Series Contains Temperature Compensation.
- PECL Mode Operating Range:  $V_{CC} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:  $V_{CC} = 0 V$ with  $V_{EE} = -2.375 V$  to -3.8 V
- Open Input Default State
- LVDS Input Compatible
- These are Pb–Free Devices



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Table 1. PIN DESCRIPTION
--------------------------

Pin	Function
CLK*, CLK**	ECL Diff Clock Inputs
EN*	ECL Sync Enable
MR*	ECL Master Reset
Q0, <u>Q0</u>	ECL Diff ÷2 Outputs
Q1, <u>Q1</u>	ECL Diff ÷4 Outputs
Q2, <u>Q2</u>	ECL Diff ÷8 Outputs
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
NC	No Connect

 $^{*}$  Pins will default LOW when left open.  $^{**} \rm Pins$  will default to  $\rm V_{\rm CC}/2$  when left open.

#### **Table 2. FUNCTION TABLE**

(	CLK	EN	MR	FUNCTION
	Z ZZ X	LHX		Divide Hold Q <sub>0–3</sub> Reset Q <sub>0–3</sub>

Z = Low-to-High TransitionZZ = High-to-Low Transition

#### Table 3. ATTRIBUTES

Characterist	Value					
Internal Input Pulldown Resistor	75 kΩ					
Internal Input Pullup Resistor	37.5 kΩ					
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV				
Moisture Sensitivity, Indefinite Time C	out of Drypack (Note 1)	Level 1				
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–O @ 0.125 in				
Transistor Count		210 Devices				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

1. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

#### Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
$V_{EE}$	NECL Mode Power Supply	$V_{CC} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-16 SOIC-16	100 60	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-16	33 to 36	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-16	33 to 36	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

			–40°C			25°C						
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)		1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)		505	680	900	505	680	900	505	680	900	mV
V <sub>IH</sub>	Input HIGH Voltage (Single–Ended) (Note 4)		1335		1620	1335		1620	1275		1620	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended) (Note 4)		505		900	505		900	505		900	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 4, Note 5)		1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	D D	0.5 -150			0.5 -150			0.5 -150			μA

#### Table 5. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

2. Input and output parameters vary 1:1 with  $V_{CC}$ .

All loading with 50 Ω to V<sub>CC</sub> − 2.0 V.
 Do not use V<sub>BB</sub> at V<sub>CC</sub> < 3.0 V. Single–Ended input CLK pin operation is limited to V<sub>CC</sub> ≥ 3.0 V in PECL mode.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			<b>−40°C</b>				25°C					
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)		2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)		1305	1570	1700	1305	1570	1700	1305	1570	1700	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)		2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)		1305		1700	1305		1700	1305		1700	mV
$V_{BB}$	Output Voltage Reference (Note 8)		1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 9)		1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
IIL	Input LOW Current	D D	0.5 -150			0.5 -150			0.5 -150			μΑ

#### Table 6. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 6)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

6. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to -0.5 V.

All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V. 7.

8. Single–Ended input CLK pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

9. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

			–40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	40	50	60	40	50	60	42	52	62	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 11)		-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 11)		-1700	-1600	-1995	-1700	-1600	-1995	-1700	-1600	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)			-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1995		-1600	-1995		-1600	-1995		-1600	mV
$V_{BB}$	Output Voltage Reference (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 13)	V <sub>EE</sub> ·	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V
IIH	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D	0.5 -150			0.5 -150			0.5 -150			μΑ

#### Table 7. 100EP DC CHARACTERISTICS, NECL $V_{CC} = 0 V$ , $V_{EE} = -3.8 V$ to -2.375 V (Note 10)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. Input and output parameters vary 1:1 with  $V_{CC}$ .

11. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

12. Single–Ended input CLK pin operation is limited to  $V_{EE} \le -3.0$  V in NECL mode. 13.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.


				-40°C			25°C			85°C		
Symbol	Characterist	lic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency (See Figure 4. F <sub>max</sub> )		2.8			2.8			2.8			GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output	CLK to Q0, Q1, Q2 MR to Q	550 500	650 600	750 700	600 550	700 650	800 750	650 600	750 700	850 800	ps
t <sub>JITTER</sub>	RMS Clock Jitter (See Figure 4. F <sub>max</sub> /JITTER)	$\begin{array}{l} DIV2 \leq 2.5~GHz\\ DIV2 \leq 3.0~GHz\\ DIV4 \leq 2.5~GHz\\ DIV4 \leq 3.0~GHz\\ DIV4 \leq 2.5~GHz\\ DIV8 \leq 2.5~GHz\\ DIV8 \leq 3.0~GHz\\ \end{array}$		0.36 0.34 0.26 0.32 0.27 0.32	0.4 0.4 0.4		0.30 0.40 0.29 0.38 0.30 0.39	0.4 0.5 0.5		0.35 0.63 0.33 0.60 0.34 1.10	0.6 0.5 0.5	ps
t <sub>S</sub>	Setup Time EN		150	50		150	50		150	50		ps
t <sub>H</sub>	Hold Time EN		200	100		200	100		200	100		ps
t <sub>RR</sub>	Set/Reset Recovery		300	200		300	200		300	200		ps
V <sub>PP</sub>	Input Swing (Note 15)		150		1000	150		1000	150		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)		90	170	200	100	180	250	120	200	280	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

14. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V. 15. V<sub>PP(</sub>min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of ~40.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


There are two distinct functional relationships between the Master Reset and Clock:




CASE 2: If the MR is de-asserted (H–L), after the Clock has transitioned low, the outputs will follow the third ensuing clock rising edge.

#### Figure 2. Timing Diagrams


The  $\overline{EN}$  signal will "freeze" the internal divider flip–flops on the first falling edge of CLK after its assertion. The internal divider flip–flops will maintain their state during the freeze. When  $\overline{EN}$  is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip–flops will "unfreeze" and continue to their next state count with proper phase relationships.




#### Figure 3. Reset Recovery Time









#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>					
MC100LVEP34DG	SOIC-16 (Pb-Free)	48 Units / Rail					
MC100LVEP34DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel					
MC100LVEP34DTG	TSSOP-16*	96 Units / Rail					
MC100LVEP34DTR2G	TSSOP-16*	2500 / Tape & Reel					


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*This package is inherently Pb–Free.

#### **Resource Reference of Application Notes**

AN1405/D	_	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS

#### TSSOP-16 CASE 948F-01 ISSUE B





NOTES:

- 1.
- IES: DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT 2. 3.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L			0.252 BSC	
М	0 °	8 °	0 °	8 °
	A B C D F G H J J K K L	DIM         MIN           A         4.90           B         4.30           C            D         0.05           F         0.50           G         0.65           H         0.18           J         0.09           K         0.19           K1         0.19           L         6.40	A         4.90         5.10           B         4.30         4.50           C          1.20           D         0.05         0.15           F         0.50         0.75           G         0.65         BSC           H         0.18         0.28           J         0.09         0.20           J1         0.09         0.16           K         0.19         0.30           K1         0.19         0.25           L         6.40         BSC	DIM         MIN         MAX         MIN           A         4.90         5.10         0.193           B         4.30         4.50         0.169           C          1.20            D         0.05         0.15         0.002           F         0.50         0.75         0.020           G         0.65         BSC         0.026           H         0.18         0.28         0.007           J         0.09         0.20         0.004           K         0.19         0.30         0.007           K1         0.19         0.25         0.007           L         6.40         BSC         0.252

SOLDERING FOOTPRINT\*





#### PACKAGE DIMENSIONS




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 3 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D 5 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0 °	7°	0°	7°	
Ρ	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative