## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## Programmable Clock Generator AK8142

## Features

- Supply Voltage:
3.0 - 3.6V(Main)
1.8-3.3V(Interface)
- Low Current Consumption:
5.0mA (Typ.)
- Crystal Unit Oscillation:
16.0MHz - 32.0MHz
- Input Frequency:
2.0MHz - 67.0MHz
- Output Frequency:
4.0MHz - 200MHz
- Low Jitter Performance:

15 ps (Typ.) Period 1 $\sigma$

- Operating Temperature Range:
-30 to $+85^{\circ} \mathrm{C}$
- I2C Interface:
- Package:

16-pin TSSOP

## Description

The AK8142 is a programmable clock generator IC with an integrated Fractional N PLL. Highly accurate clocks can be output from an external master clock or a crystal unit.

## Applications

- General purpose clock generator


## Block Diagram



AK8142 Register Programmable Clock Generator

The brand name of AKEMD's IC's

## PIN DESCRIPTION



Package: 16-Pin TSSOP ( Top View)

| Pin No. | Pin <br> Name | Pin <br> Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | XIN | IN | Crystal connection. <br> Please input external clock to XIN when the external clock is used. |
| 2 | RESET | IN | Reset signal input pin. High pulse reset the register and digital part of PLL. <br> Hi: Reset Lo: Normal operation |
| 3 | FSEL | IN | Frequency setting register bank selection pin. Hi: Register bank1 Lo: Register bank0 Valid when CTLFSEL="1" of Register F7. |
| 4 | VDD1 | -- | 3.3V power supply for PLL core. |
| 5 | GND1 | -- | Ground 1. |
| 6 | GND2 | -- | Ground 2. |
| 7 | VDD2 | -- | Power supply for clock output buffer. 1.8 V or 3.3 V can be used. |
| 8 | CKOUT | OUT | Clock output. |
| 9 | REFOUT | OUT | PLL reference clock output. |
| 10 | SCL | IN | Serial interface clock input. |
| 11 | SDA | IN / OUT | Serial data input and output pin. Open drain. |
| 12 | VDD3 | -- | Power supply for serial interface. 1.8 V or 3.3 V can be used. |
| 13 | GND3 | -- | Ground 3. |
| 14 | A1 | IN | Device address setting pin. |
| 15 | A0 | IN | Device address setting pin. |
| 16 | XOUT | IN | Crystal connection. <br> Please keep this pin open if the external clock is input to XIN pin. |

## Ordering Information

| Part Number | Marking | Shipping Packaging | Package | Temperature <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| AK8142 | 8142 | Tape and Reel | $16-$ pin TSSOP | -30 to $85{ }^{\circ} \mathrm{C}$ |

## Absolute Maximum Rating

Over operating free-air temperature range unless otherwise noted ${ }^{(1)}$

| Items | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | VDD | -0.3 to 4.6 | V |
| Input Voltage | Vin | VSS-0.3 to VDD +0.3 | V |
| Input Current (any pins except supplies) | $\mathrm{I}_{\mathrm{N}}$ | $\pm 10$ | mA |
| Storage Temperature | Tstg | -55 to 130 | ${ }^{\circ} \mathrm{C}$ |

Note
(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

ESD Sensitive Device
This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKEMD recommends that this device is handled with appropriate precautions.

Recommended Operation Conditions

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | Ta |  | -30 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | VDD1 |  | 3.0 | 3.3 | 3.6 | V |
|  | $\begin{aligned} & \text { VDD2 } \\ & \text { VDD3 } \end{aligned}$ |  | 1.7 | 1.8 | VDD1 | V |
| Input Clock Frequency1 | Fin1 | Quartz Oscillator input | 16.0 | 24.0 | 32.0 | MHz |
| Input Clock Frequency2 | Fin2 | External input, $>0.8 \mathrm{Vpp}$ | 2.0 |  | 67.0 | MHz |
| Input Clock Duty Cycle |  | External input | 30 | 50 | 70 | \% |
| Output Load Capacitance | Cp1 | $\begin{aligned} & \text { Pin: CKOUT } \\ & 4 \mathrm{MHz}-100 \mathrm{MHz} \\ & 100 \mathrm{MHz}-150 \mathrm{MHz} \\ & 150 \mathrm{MHz}-200 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{gathered} 15 \\ 10 \\ 8 \\ \hline \end{gathered}$ | pF |
|  | Cp2 | Pin: REFOUT $2 \mathrm{MHz}-67.0 \mathrm{MHz}$ |  |  | 25 | pF |

The brand name of AKEMD's IC's

## DC Characteristics

All specifications at VDD1: 3.3V, VDD2/VDD3: 1.8 V , Ta: -30 to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level input voltage1 | $\mathrm{V}_{1+1} 1$ | Pin: A0, A1, FSEL, RESET | 0.7 VDD 1 |  |  | V |
| Low level input voltage 1 | VIL1 |  |  |  | 0.3VDD1 | V |
| High level input voltage2 ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{H}}{ }^{2}$ | Pin: SCL, SDA | 0.7VDD3 |  |  | V |
| Low level input voltage2 ${ }^{(1)}$ | $\mathrm{VIL}^{2}$ |  |  |  | 0.3VDD3 | V |
| Input Current | IL | Pin: A0, A1, FSEL, RESET | -10 |  | +10 | $\mu \mathrm{A}$ |
| High level output voltage1 | $\mathrm{V}_{\mathrm{OH}} 1$ | REFOUT, CLKOUT $\mathrm{IOH}=-4 \mathrm{~mA}$ | 0.8VDD2 |  |  | V |
| Low level output voltage1 | Vol1 | REFOUT, CLKOUT $\mathrm{IOL}=+4 \mathrm{~mA}$ |  |  | 0.2VDD2 | V |
| Low level output voltage2 | $\mathrm{V}_{\mathrm{O}} 2$ | $\begin{aligned} & \text { Pin: SDA } \\ & \text { IOL }=+3 \mathrm{~mA} \text {, Open Drain } \end{aligned}$ |  |  | 0.4 | V |
| Current Consumption ${ }^{(2), ~(3)}$ | $\mathrm{I}_{\mathrm{D}} 1$ | No load, VDD1 |  | 3.5 |  | mA |
|  | $\mathrm{I}_{\mathrm{D}} 2$ | No load, VDD2 |  | 0.95 |  | mA |
|  | IdD3 | No load, VDD3 |  | 0.05 |  | mA |
| Power down current | $\mathrm{l}_{\mathrm{pd}}$ | $\mathrm{OE}=" \mathrm{~L} "$ <br> FSEL="L" or open |  | 0 | 10 | $\mu \mathrm{A}$ |

(1) Do not exceed the voltage VDD3.
(2) External clock mode.(SCL=H, SDA=H), No load.
(3) $\mathrm{XIN}=16 \mathrm{MHz}$, CKOUT $=24.5759989 \mathrm{MHz}$.

Register: FF=03hex, FE=74hex, FD=BChex, FC=25hex, FB=32hex, FA=61hex
of AKEMD's IC's

## AC Characteristics

All specifications at VDD1: 3.3V, VDD2/VDD3: 1.8 V , Ta: -30 to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Comparison Period ${ }^{(1)}$ |  |  | 2 |  | 4 | MHz |
| VCO Frequency ${ }^{(2)}$ |  | CKOUT | 100 |  |  | MHz |
| Output Clock Frequency ${ }^{(3)}$ |  | CKOUT, Divided | 4.0 |  | 100 | MHz |
|  |  | CKOUT, not Divided | 100 |  | 200 | MHz |
| Output Clock Duty Cycle ${ }^{(4)(7)}$ |  | REFOUT ${ }^{\text {(5) }}$ | 40 | 50 | 60 | \% |
|  |  | CKOUT, Divided | 45 | 50 | 55 |  |
|  |  | CKOUT, not Divided | 30 | 50 | 70 |  |
| Output Clock Rise Time ${ }^{(4)(7)}$ | $\mathrm{trise}_{\text {re }}$ | $\begin{aligned} & \text { REFOUT, 0.2VDD to 0.8VDD } \\ & 2 \mathrm{MHz}-66.0 \mathrm{MHz} \end{aligned}$ |  |  | 3.0 | ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 4 \mathrm{MHz}-100 \mathrm{MHz} \\ & \hline \end{aligned}$ |  |  | 3.0 | ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 100 \mathrm{MHz}-150 \mathrm{MHz} \end{aligned}$ |  |  | 2.5 | ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 150 \mathrm{MHz}-200 \mathrm{MHz} \end{aligned}$ |  |  | 2.0 | Ns |
| Output Clock Fall Time ${ }^{(4)(7)}$ | $t_{\text {tall }}$ | $\begin{aligned} & \text { REFOUT, 0.2VDD to 0.8VDD } \\ & 2 \mathrm{MHz}-66.0 \mathrm{MHz} \end{aligned}$ |  |  | 3.0 | Ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 4 \mathrm{MHz}-100 \mathrm{MHz} \\ & \hline \end{aligned}$ |  |  | 3.0 | Ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 100 \mathrm{MHz}-150 \mathrm{MHz} \\ & \hline \end{aligned}$ |  |  | 2.5 | ns |
|  |  | $\begin{aligned} & \text { CKOUT, 0.2VDD to 0.8VDD } \\ & 150 \mathrm{MHz}-200 \mathrm{MHz} \end{aligned}$ |  |  | 2.0 | ns |
| Output Clock Jitter ${ }^{(4)(7)}$ | Jit | CKOUT, Period, 16 |  | 15 |  | ps |
| Output Lock Time ${ }^{(6)}$ | $\mathrm{t}_{\text {lock }}$ | CKOUT, Power-up |  | 1 |  | ms |

(1) Phase Comparison Frequency = Input frequency / MDIV value. Refer to register address FA.
(2) VCO Frequency $=$ Phase Comparison Frequency x NDIV value. Refer to register address FC.
(3) Refer to register address FB.
(4) With the load capacitance specified by the recommended operation conditions.
(5) Quartz oscillator input or external clock input with $50 \%$ duty.
(6) The time that output reaches the target frequency within accuracy of $\pm 0.1 \%$ from the point that the FSEL is switched.
(7) Design value

The brand name of AKEMD's IC's

## Serial interface (I2C:slave mode) AC Characteristics

All specifications at VDD1: 3.3V, VDD2/VDD3: 1.8 V , Ta: -30 to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | fSCL |  |  | 400 | kHz |
| SCL Clock Low Period | tLOW |  | 4.7 |  | us |
| SCL Clock High Period | tHIGH |  | 4.0 |  | us |
| Pulse width of spikes which must be suppressed | tl |  |  | 100 | ns |
| SLC Low to SDA Data Out | tAA |  | 0.1 | 3.5 | us |
| Bus free time between a STOP and START condition | tBUF |  | 4.7 |  | us |
| Start Condition Hold Time | tHD.STA |  | 4.0 |  | us |
| Start Condition Setup Time (for a Repeated Start condition) | tSU.STA |  | 4.7 |  | ms |
| Data in Hold Time | tHD.DAT |  | 0 |  | us |
| Data in Setup Time | tSU.DAT |  | 200 |  | ns |
| SDA and SCL Rise Time | tR | (*) |  | 1.0 | us |
| SDA and SCL Fall Time | tF | (*] |  | 0.3 | us |
| Stop Condition Setup Time | tSU.STO |  | 4.0 |  | us |
| Data Out Hold Time | tDH |  | 100 |  | ns |

(*) Design value.


## Function Description

## I2C interface

Read/Write performance of I2C interface is expressed below. The device address \#1 of AK8142 is fixed as "1010". The device address \#2 is set by A0, A1 pins.

Device address of AK8142


## Byte wtire operation

Byte write operation is described below. Data must be sent after sending 8 bits address and receiving ACK.


## Page write operation

Page write operation is described below. Only lower 4 bits of address are valid. Upper 4 bits are fixed as
"1111". Therefore the address which is written after "1111 1111" becomes "11110000".


## Current address read

Current address read operation is described below. The data that is read by this operation is obtained as "last accessed address + 1". Therefore, It is consequent to return "0000 0000" after accessing the address "0000 1111".

Current address read


The brand name
of AKEMD's IC's

## Random read

Random read operation is described below. It is necessary to operate "dummy write" before sending read command. Dummy write is to send the address to read.


## Sequential read

Sequential read operation is described below. It is possible to read next address sequentially by sending ACK instead of stop condition.


## Change data

Change data operation is described below. It is available when SCL is Low.


## Start / Stop timing

Start / Stop timing is described below. The sequence is started when SDA goes from high to low during SCL is high. The sequence is stopped when SDA goes from low to high during SCL is high.

Start / Stop timing


## Register map

FA - FF has 2 dimensions which are selectable by BANK bit. Zero is returned when "- " bits are read.
Bottom part: Reset value
*note The power-on-reset does not reset "SFTRST" of register F7.

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF | - | - | - | - | - | - | FRAC[17] | FRAC[16] | Sigma-Delta fraction |
|  |  |  |  |  |  |  | 0 | 0 |  |
| FE | FRAC[15] | FRAC[14] | FRAC[13] | FRAC[12] | FRAC[11] | FRAC[10] | FRAC[9] | FRAC[8] |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| FD | FRAC[7] | FRAC[6] | FRAC[5] | FRAC[4] | FRAC[3] | FRAC[2] | FRAC[1] | FRAC[0] |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| FC | - | INT[6] | INT[5] | INT[4] | INT[3] | INT[2] | INT[1] | INT[0] | Sigma-Delta integer |
|  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| FB | - | OUTC[2] | OUTC[1] | OUTC[0] | ODIVPG[3] | ODIVPG[2] | ODIVPG[1] | ODIVPG[0] | OUTDIV |
|  |  | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |
| FA | MDIVC[3] | MDIVC[2] | MDIVC[1] | MDIVC[0] | MDIVP[3] | MDIVP[2] | MDIVP[1] | MDIVP[0] | MDIV |
|  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |
| F9 | - | - | - | - | RSRV | RSRV | RSRV | RSRV | Reserve |
|  |  |  |  |  | 0 | 1 | 0 | 1 |  |
| F8 | - | - | - | - | RSRV | RSRV | RSRV | RSRV | Reserve |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  |
| F7 | BANK | BANKWR | CTLFSEL | CKOFF[1] | CKOFF[0] | RSRV | PD | SFTRST | RESET <br> BANK |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| F6 | - | - | - | - | CKOUTEN[1] | REFOTEN[0] | REFOTEN[1] | REFOTEN[0] | OUTBUF |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  |
| F5 | - | - | - | - | - | - | DUMON | DITHER | Sigma-Delta |
|  |  |  |  |  |  |  | 0 | 1 |  |
| F4 | - | - | - | - | - | - | - | - | Test |
| $\sim$ | - | - | - | - | - | - | - | - | Test |
| F1 | - | - | - | - | - | - | - | - | Test |

Registers F1 to F4 are for test purpose only. Do not access these registers.

The brand name of AKEMD's IC's

## Register definitions

Refer "Frequency setting procedure" on page 15 for details.
Address FF, FE, FD

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FF |  |  |  |  |  | FRAC[17] | FRAC[16] |  |
| FE |  |  |  |  |  |  |  |  |
| FD | FRAC[15] | FRAC[14] | FRAC[13] | FRAC[12] | FRAC[11] | FRAC[10] | FRAC[9] | FRAC[8] |
|  | FRAC[7] | FRAC[6] | FRAC[5] | FRAC[4] | FRAC[3] | FRAC[2] | FRAC[1] | FRAC[0] |

FRAC[17:0] FRACTIONAL $N$ fractional part settings

| FRAC[17:0] | A value | Decimal fraction |
| :---: | :---: | :---: |
| 01111111111111111 | +131071 | $0.49999619 .$. |
| 011111111111111110 | +131070 |  |
| 010000000000000000 | +65536 | 0.25 |
| 000000000000000001 | +1 | $0.00000381 .$. |
| 000000000000000000 | 0 | 0 |
| 111111111111111111 | -1 | $-0.00000381 .$. |
| 11111111111111110 | -2 | -0.25 |
| 110000000000000000 | -65536 | $-0.49999619 .$. |
| 100000000000000001 | -131071 | -0.5 |
| 100000000000000000 | -131072 |  |

Fractional part of $N$ is expressed by $A / 2^{18}$. Here, the numerator $A$ is defined by FRAC bits. FRAC is treated as 2 's Complement which is able to set from $-2^{17}$ up to $+2^{17}$. Consequently, it is possible to set from -0.5 to +0.5 for fractional part of N .
FRAC[17:0] settings are updated after writing register FF. Setting procedure should be 1.FD, 2.FE and then 3.FF.

Address FC

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FC | - | INT[6] | INT[5] | INT[4] | INT[3] | INT[2] | INT[1] | INT[0] |

INT[5:0]
FRACTIONAL N integral part settings

| INT[6:0] | Integral value |
| :---: | :---: |
| $0000000-0011000$ | Prohibited |
| 0011001 | 25 |
| 0011010 | 26 |
|  | 99 |
| 1100011 | 100 |
| 1100100 | Prohibited |
| $1100101-1111111$ |  |
| "note Do not set any value except "25" - "100". |  |

## Address FB

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB | - | OUTC[2] | OUTC[1] | OUTC[0] | ODIVPG[3] | ODIVPG[2] | ODIVPG[1] | ODIVPG[0] |

OUTC[2] Programmable divider input select

| 0 | VCO output (not divided) |
| :---: | :--- |
| 1 | VCO $1 / 2$ output |

OUTC[1:0]
PLL output select

| OUTC[1:0] |  |
| :---: | :--- |
| 00 | VCO output (not divided) |
| 01 | VCO $1 / 2$ output |
| 10 | VCO $1 / 4$ output |
| 11 | VCO programmable divider output |

ODIVPG[3:0] Programmable divider control

| ODIVPG[3:0] | Dividing value |
| :---: | :--- |
| 00000 | (Fixed output) |
| 0001 | 4 |
| 0010 | 6 |
| 0011 | 8 |
| 0100 | 10 |
| 0101 | 12 |
| 0110 | 14 |
| 01111 | 16 |
| 1000 | 18 |
| 1001 | 20 |
| 1010 | 22 |
| 1011 | 24 |
| 1100 | 26 |
| 1101 | 28 |
| 1110 | 30 |
| 1111 | (Fixed output) |



The brand name of AKEMD's IC's

Address FA

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FA | MDIVC[3] | MDIVC[2] | MDIVC[1] | MDIVC[0] | MDIVP[3] | MDIVP[2] | MDIVP[1] | MDIVP[0] |

MDIVC[3]
Programmable divider input select

| 0 | CLKIN |
| :--- | :--- |
| 1 | CLKIN 1/2 |

MDIVC[2]
3or4 divider select

| 0 | 3 divider |
| :--- | :--- |
| 1 | 4 divider |

MDIVC[1:0]
$M$ divider dividing value settings

| MDIVC[1:0] | Dividing value |
| :---: | :--- |
| 00 | 1 |
| 01 | 2 |
| 10 | $30 r 4$ |
| 11 | programmable |

MDIVP[3:0]
Programmable divider control

| MDIVP[3:0] | Dividing value |
| :---: | :--- |
| 00000 | Prohibited |
| 0001 | 2 |
| 0010 | 3 |
| 0011 | 4 |
| 0100 | 5 |
| 01101 | 6 |
| 0110 | 7 |
| 01111 | 8 |
| 1000 | 9 |
| 1001 | 10 |
| 1010 | 11 |
| 1011 | 12 |
| 1100 | 13 |
| 1101 | 14 |
| 1110 | 15 |
| 1111 | Prohibited |



Address F9, F8

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F9 | - | - | - | - | Reserved | Reserved | Reserved | Reserved |
| F8 | - | - | - | - | Reserved | Reserved | Reserved | Reserved |

These registers are reserved. Set 05hex and 00hex to F9 and F8, respectively.

## Address F7

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F7 | BANK | BANKWR | CTLFSEL | CKOFF[1] | CKOFF[0] | Reserved | PD | SFTRST |

BANK
Access register select for frequency settings

| 0 | BANK0 <br> Valid when CTLFSEL="0" |
| :---: | :--- |
| 1 | BANK1 <br> Valid when CTLFSEL="0" |

BANKWR Select the BANK to write

| 0 | BANK0 |
| :--- | :--- |
| 1 | BANK1 |

CTLFSEL Select function for the FSEL pin

| 0 | Invalid <br> Set invalid when register is set. |
| :---: | :--- |
| 1 | Valid <br> Frequency selection BANK is selectable with FSEL pin. |

CKOFF[1]
Control REFOUT output buffer

| 0 | Output enable |
| :---: | :--- |
| 1 | Output disenable (500k-ohm Pull Down) |

CKOFF[0]
Control PLL output buffer

| 0 | Output enable |
| :---: | :--- |
| 1 | Output disenable (500k-ohm Pull Down) |

Reserved This bit is reserved. Set to " 0 ".

PD
Power down control

| 0 | Power up |
| :---: | :--- |
| 1 | Power down (PLL analog part) <br> Output turns to "H". |

SFTRST
Software reset control

| 0 | Reset cancel |
| :--- | :--- |
| 1 | Reset (PLL digital part and Register) | Set to "0" to cancel the software reset.

The brand name of AKEMD's IC's

Address F6

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F6 | - | - | - | - | CKOUTEN[1] | CKOUTEN[0] | REFOUTEN[1] | REFOUTEN[0] |

CKOUTEN[1:0] Control CKOUT buffer drivability

| CKOUTEN[1:0] |  |
| :---: | :--- |
| 00 | High (x3) |
| 01 | Middle $(\mathrm{x} 2)$ |
| 10 | Middle $(\mathrm{x} 2)$ |
| 11 | Low $(\mathrm{x} 1)$ |

REFOUTEN[1:0] Control REFOUT buffer drivability

| REFOUTEN[1:0] |  |
| :---: | :--- |
| 00 | High (x3) |
| 01 | Middle (x2) |
| 10 | Middle (x2) |
| 11 | Low (x1) |

## Address F5

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F5 | - | - | - | - | - | - | DUMON | DITHER |

DUMON Control SDM (Sigma Delta Modulator)

| DUMON |  |
| :---: | :--- |
| 0 | Normal mode |
| 1 | Bypassing SDM <br> Set this when using PLL with integer only. |

DITHER Fractional N divider settings

| DITHER |  |
| :---: | :--- |
| 0 | Perform as fractional part is 0. <br> Set this when using PLL with integer only. |
| 1 | Normal mode |

## Address F4 - F1

These registers are test propose only. Do not access these address.

## Frequency setting procedure

Output frequency of CKOUT is determined by REFCLK Dividing value (MDIV), OUTPUT Dividing value (ODIV), Fractional N Dividing value (INT,FRAC). These parameters should be set as described below.

## Step1. Deciding VCO base frequency.

This frequency (fvco) is decided from Output frequency and Output dividing value (address FB).
Note: Set VCO frequency between 100 MHz to 200 MHz .
Set ODIV bit to "1" when output frequency exceeds 100 MHz .

## Step2. Deciding Phase comparison frequency.

Set $M$ divider as this frequency becomes between 2 MHz to 4 MHz .

## Step3. Deciding Feedback dividing value.

This value is decided by VCO frequency (fvco) and Phase comparison frequency (fcmp).
7 bits integral part and 18 bits fractional part (signed 2's complement) is necessary to be set.

| Integral part (INT) | $=\operatorname{round}($ fvco $/$ fcmp $)$ |
| :--- | :--- |
| Fractional part (FRAC) | $=\operatorname{round}(($ fvco $/ \mathrm{fcmp})-$ INT $\left.) \times 2^{18}\right)$ |

Exsample1) input 27 MHz , output 123.75 MHz

1. VCO frequency:
2. Phase comparison frequency:
3. Feedback dividing value:

| 123.75 MHz | ODIV $=1$ |
| :--- | :--- |
| 3 MHz | MDIV $=9$ |
| $27 \mathrm{MHz} / 9=3 \mathrm{MHz}$ |  |
| 41.25 | INT $=41 \mathrm{~d}$, FRAC $=65536 \mathrm{~d}$ |
| INT $=$ round $(123.75 / 3)=$ round $(41.25)=41 \mathrm{~d}$ |  |
| FRAC $=$ round $\left((41.25-41) \times 2^{18}\right)=65536 \mathrm{~d}$ |  |
| Output frequency error: 0 Oppm |  |

[^0]Exsample2) input 16MHz, output 24.576 MHz

1. VCO frequency:
2. Phase comparison frequency:
3. Feedback dividing value:
$147.456 \mathrm{MHz} \quad$ ODIV $=6$
$4 \mathrm{MHz} \quad$ MDIV $=4$
$16 \mathrm{MHz} / 4=4 \mathrm{MHz}$
$36.864 \quad$ INT $=37 d$, FRAC $=-35652 d$
INT = round ( $147.456 / 4$ ) = round ( 36.864 ) = 37d
FRAC $=$ round $\left.(36.864-37) \times 2^{18}\right)=-35652 d$
Output frequency error: $0.043 \mathrm{ppm}(1.06 \mathrm{~Hz})$
Register settings of example2)

| [Address] | [Value] |
| :--- | :--- |
| 0xF7 | $0 \times 08$ |
| 0xFA | $0 \times 06$ |
| 0xFB | $0 \times 32$ |
| 0xFC | $0 \times 25$ |
| 0xFD | $0 \times B C$ |
| 0xFE | $0 \times 74$ |
| 0xFF | $0 \times 03$ |

[Contents]
Clear SFTRST, BANKO, FSEL=Invalid, REFOUT=OFF
MDIV $=4 \mathrm{~d}$
ODIV=6d
INT $=37 \mathrm{~d}$
FRAC(Lower 8bits)
FRAC(Medium 8bits)
FRAC(Upper 2bits)
FRAC=-35652d

The brand name of AKEMD's IC's

## Power up sequence

Supplying proper voltage to the power pins.
*Note: VDD1, VDD2, VDD3 must be supplied simultaneously.
Power-on-reset is executed by setting RESET = "L" during start up.
SCL / SDA are acceptable 1 ms later.
*Note: When using RESET signal, It takes 500us after releasing the RESET to accept SCL / SDA access.


## Reset circuit

To reset this IC, these tree methods are available.

1) Internal power-on-reset
2) Hardware reset by RESET pin
3) Software reset by "SFTSRT" of register F7

The "SFTRST" bit is not cleared by power-on-reset. It should be manually set to " 0 " after power-on-reset if it is necessary.


The brand name
of AKEMD's IC's

## Package Information

## Mechanical data (Units:mm)



## Marking


a: \#1 Pin Index
b: Product Family Logo *)
c: Part number
c: Date code (5digits)
*) AKM is the brand name of AKEMD's IC's.

AKM and the logo best choice for high performance mixed-signal solution under this brand.

## RoHS Compliance



All integrated circuits form Asahi Kasei EMD Corporation (AKEMD) assembled in "lead-free" packages* are fully compliant with RoHS.
(*) RoHS compliant products from AKEMD are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes

## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., LTD. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
(a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for application in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
(b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.


[^0]:    [Contents]
    Clear SFTRST, BANKO, FSEL=Invalid, REFOUT=OFF
    MDIV=9d
    ODIV $=1 \mathrm{~d}$
    INT $=41 \mathrm{~d}$
    FRAC(Lower 8bits)
    FRAC(Medium 8bits)
    FRAC(Upper 2bits)
    FRAC=655536d

