

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

1.8V/2.5V/3.3V, LVCMOS Peak EMI Reduction Clock Generator

Product Description

P3MS650103H device is a spread spectrum frequency modulator clock generator with 1.8 V/2.5 V/3.3 V LVCMOS output designed specifically for clock frequencies between 15 MHz and 60 MHz. P3MS650103H reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of all clock dependent signals. The device allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, and shielding that are traditionally required to pass EMI regulations.

P3MS650103H accepts an LVCMOS input from an external reference clock and locks to a 1x modulated clock output. P3MS650103H goes to power down mode for power save when no clock is present on CLKIN pin. ModOUT goes 'low' in power down mode.

P3MS650103H operates over -20°C to +85°C and is available in a 4 Pin WDFN, (1.2mmX1.0mm) Package.

Features

- Peak EMI Reduction Clock Generator with LVCMOS Output
- Supply Voltage and Input / Output Clock Frequency Range
 - 1.6 V 2.0 V: 15 MHz 30 MHz

2.3 V – 3.6 V: 15 MHz – 60 MHz ±0.45% @ 24 MHz

- Frequency Deviation: ±0.45⁴
 Power Down current less than 1 µA
- 4-pin WDFN (1.2mmX1.0mm) Package
- Output Drive Current: 1.8 V: 8 mA

2.5 V/3.3 V: 16 mA

- Operating temperature range: -20°C to +85°C
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

• P3MS650103H is targeted towards consumer electronic applications like mobile Phones, tablets, net books and MIDs





Figure 1. Simplified Block Diagram



ON Semiconductor®


http://onsemi.com



B = Specific Device Code

M = Date Code





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

Table 1. PIN DESCRIPTION

Pin #	Pin Name	Туре	Description
1	VSS	Power	Ground connection.
2	CLKIN	Input	LVCMOS External reference clock input.
3	ModOUT	Output	Spread Spectrum Clock Output.
4	VDD	Power	Power supply for the entire chip

Table 2. OPERATING CONDITIONS

Symbol	Description	Min	Max	Unit
V _{DD} (1.8 V)	Supply Voltage with respect to V _{SS}	1.6	2.0	V
V _{DD} (2.5 V/3.3 V)		2.3	3.6	
T _A	Operating temperature	-20	+85	°C
CL	Load Capacitance		15	pF
C _{IN}	Input Capacitance		5	pF

Table 3. ABSOLUTE MAXIMUM RATING

Symbol	Description	Rating	Unit
V_{DD}, V_{IN}	Voltage on any input pin with respect to V_{SS}	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	T _J Junction Temperature		°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Symbol	Parameter	Min	Тур	Max	Unit	
V _{DD}	Supply Voltage with respect to VSS		1.6	1.8	2.0	V
I	Dynamic supply current	15MHz		1.3	1.8	
I _{DD}	(Unloaded Output) 30MHz	30MHz		2	2.8	mA
I _{CC}	Static supply current (No Clock @ CLKIN)			1	μA	
V _{IH}	Input high voltage		0.65*VDD			V
V _{IL}	Input low voltage				0.3*VDD	V
I _{IH}	Input high current (CLKIN pin)				10	μA
IIL	Input low current (CLKIN pin)				10	μA
V _{OH}	Output high voltage, I _{OH} = - 8mA		0.75*VDD			V
V _{OL}	Output low voltage , $I_{OL} = 8mA$				0.2*VDD	V
Z _{OUT}	Output impedance			28		Ω

Table 4. DC Electrical Characteristics V_{DD} = 1.6 V – 2.0 V, $T_{A}\text{=}$ –20°C to +85°C

Table 5. AC ELECTRICAL CHARACTERISTICS V_{DD} = 1.6 V – 2.0 V, T_A = –20°C to +85°C

Symbol	Parameter			Тур	Max	Unit
CLKIN	Input Clock frequency		15		30	MHz
ModOUT	Output Clock frequency		15		30	MHz
t _{LH} (Notes 1 and 2)	Output rise time (Measured between 20% to 80%)			1.7	2.7	nS
t _{HL} (Notes 1 and 2)	Output fall time (Measured between 80% to 20%)			1.4	2.4	nS
t _{JC} (Notes 2)	Cycle–to–cycle Jitter, Peak (1000 cycles)	15 MHz		400		
		24 MHz		250		pS
		30 MHz				
t _D (Notes 1 and 2)	Output duty cycle (Measured @ 50%)			50	55	%
t _{ON} (Notes 1 and 2)	PLL lock Time (Stable power supply, valid clock presented on CLKIN)				3	mS
fd	Frequency Deviation @ 24 MHz			±0.45	±0.52	%

All parameters are specified with 15 pF loaded output.
 Parameter is guaranteed by design and characterization. Not 100% tested in production


Symbol	Parameter	Min	Тур	Max	Unit	
V _{DD}	Supply Voltage with respect to VSS		2.3	2.8	3.6	V
		15MHz		1.7	3	
I _{DD}	Dynamic supply current (Unloaded Output)	30MHz		2.8	5	mA
	60MHz			5	9	
I _{CC}	Static supply current (No Clock @ CLKIN)			2	μA	
VIH	Input high voltage		0.65 * V _{DD}			V
VIL	Input low voltage				0.3 * V _{DD}	V
I _{IH}	Input high current (CLKIN pin)				10	μA
IIL	Input low current (CLKIN pin)				10	μA
V _{OH}	Output high voltage, I _{OH} = -16 mA		0.75 * V _{DD}			V
V _{OL}	Output low voltage, I _{OL} = 16 mA				0.2 * V _{DD}	V
Z _{OUT}	Output impedance			20		Ω

Table 6. DC ELECTRICAL CHARACTERISTICS V_{DD} = 2.3 V - 3.6 V, T_A = -20^{\circ}C to +85 $^{\circ}C$

Table 7. AC ELECTRICAL CHARACTERISTICS V_{DD} = 2.3 V - 3.6 V, T_A = $-20^\circ C$ to $+85^\circ C$

Symbol	Parameter			Тур	Max	Unit
CLKIN	Input Clock frequency		15		60	MHz
ModOUT	Output Clock frequency		15		60	MHz
t _{LH} (Notes 3 and 4)	Output rise time (Measured between 20% to 80%)			0.8	1.6	nS
t _{HL} (Notes 3 and 4)	Output fall time (Measured between 80% to 20%)			0.8	1.6	nS
t _{JC} (Notes 4)	Cycle-to-cycle Jitter, Peak	15 MHz		350		pS
	(1000 cycles)	24 MHz		250		
		60 MHz		100		
t _D (Notes 3 and 4)				50	55	%
t _{ON} (Notes 3 and 4)	PLL lock Time (Stable power supply, valid clock presented on CLKIN)				3	mS
fd	Frequency Deviation @ 24 MHz			±0.45	±0.70	%

All parameters are specified with 15 pF loaded output.
 Parameter is guaranteed by design and characterization. Not 100% tested in production



Rs = Trace Impedance of PCB – Output Impedance of Device (Z0) Note: Refer Pin Description table for Functionality details

Figure 4. Typical Application Schematic

PCB Layout Recommendation

For optimum device performance, following guidelines are recommended.

- Dedicated V_{DD} and GND planes.
- The device must be isolated from system power supply noise. A 0.1µF and a 2.2 µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin and the ground via should be kept as short as possible. All the VDD pins should have decoupling capacitors.
- In an optimum layout all components are on the same side of the board, minimizing vias through other signal layers.

A typical layout is shown in the figure below.




Figure 5. Recommended PCB Layout

ORDERING INFORMATION


Ordering Code	Marking	Temperature	Package Type	Shipping [†]
P3MS650103H-4CR	В	–20°C to +85°C	4-pin (1.2 mm x 1.0 mm) WDFN (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb–Free.

PACKAGE DIMENSIONS

WDFN4, 1.0x1.2, 0.5P CASE 511BS-01

ISSUE O




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.20 mm FROM THE TERMINAL TIPS. 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

Bernie / Ne MeEB I					
	MILLIMETERS				
DIM	MIN	MAX			
Α	0.70	0.80			
A1	0.00	0.05			
A3	0.20 REF				
b	0.20	0.30			
D	1.00	BSC			
Ε	1.20	1.20 BSC			
е	0.50 BSC				
L	0.35	0.45			

RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Depres 441-22-700-0010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative