

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



General Purpose Peak EMI Reduction IC

General Features

- 1x, LVCMOS Peak EMI Reduction
- Input frequency:
 - 10MHz - 70MHz @ 2.5V
 - 10MHz - 80MHz @ 3.3V
- Output frequency:
 - 10MHz - 70MHz @ 2.5V
 - 10MHz - 80MHz @ 3.3V
- Analog Deviation Selection
- ModRate selection option
- Supply Voltage: 2.5V \pm 0.2V
3.3V \pm 0.3V
- 8-pin TSSOP, 8L 2mmX2mm WDFN(TDFN) Packages
- The First True Drop-in Solution

Functional Description

PCS3P7303A is a versatile, 3.3V/2.5V Peak EMI reduction IC based on Timing-Safe™ technology. PCS3P7303A accepts an input clock either from a Crystal or from an external reference (AC or DC coupled to XIN / CLKIN) and

locks on to it delivering a 1x modulated clock output. PCS3P7303A has a Frequency Selection (FS) control that facilitates selecting one of the two frequency ranges within the operating frequency range. Refer to the *Frequency Selection* Table for details.


PCS3P7303A has an SSEXTR pin to select different deviations depending upon the value of an external resistor connected between SSEXTR and GND. Modulation Rate (MR) control selects two different Modulation Rates.

PCS3P7303A operates from a 3.3V/2.5V supply and is available in an 8-pin TSSOP and 8L 2mmX2mm WDFN packages.


Application

PCS3P7303A is targeted for many applications including USB and SATA.

Block Diagram



Pin Configuration



Pin Description

Pin #	Pin Name	Pin Type	Description
1	XIN / CLKIN	I	Crystal connection or External reference clock input.
2	XOUT	O	Crystal connection. If using an external reference, this pin should be left open.
3	FS	I	Frequency Select. Pull LOW to select Low Frequency range. Selects High Frequency range when pulled HIGH. Has an internal pull-up resistor. (See <i>Frequency Selection table</i> for details.)
4	GND	P	Ground.
5	ModOUT	O	Buffered Modulated clock output.
6	MR	I	Modulation Rate Select. When LOW selects Low Modulation Rate. Selects High Modulation Rate when pulled HIGH. Has an internal pull-down resistor.
7	SSEXTR	I	Analog Deviation Selection through external resistor to GND.
8	VDD	P	2.5V / 3.3V supply Voltage.

Frequency Selection Table

VDD (V)	FS	Frequency (MHz)
2.5	0	10-35
	1	30-70
3.3	0	10-40
	1	30-80

Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
VDD, V _{IN}	Voltage on any input pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
T _s	Max. Soldering Temperature (10 sec)	260	°C
T _J	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Operating Conditions

Parameter	Description	Min	Max	Unit
VDD	Supply Voltage	2.3	3.6	V
T _A	Operating Temperature (Ambient Temperature)	-25	+85	°C
C _L	Load Capacitance		10	pF
C _{IN}	Input Capacitance		7	pF

DC Electrical Characteristics for 2.5V

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
VDD	Supply Voltage		2.3	2.5	2.7	V
V _{IL}	Input LOW Voltage				0.7	V
V _{IH}	Input HIGH Voltage		1.7			V
I _{IL}	Input LOW Current	V _{IN} = 0V			-50	µA
I _{IH}	Input HIGH Current	V _{IN} = V _{DD}			50	µA
V _{OL}	Output LOW Voltage	I _{OL} = 8mA			0.6	V
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	1.8			V
I _{CC}	Static Supply Current	XIN / CLKIN pulled low			500	µA
I _{DD}	Dynamic Supply Current	Unloaded Output	FS=0; @ 10MHz		5	mA
			FS=1; @ 70MHz		12	
Z _o	Output Impedance			45		Ω

Switching Characteristics for 2.5V

Parameter	Test Conditions		Min	Typ	Max	Unit	
Input Frequency ¹ / ModoUT	FS=0		10		35	MHz	
	FS=1		30		70		
Duty Cycle ^{2,3}	Measured at V _{DD} /2		45	50	55	%	
Output Rise Time ^{2,3}	Measured between 20% to 80%			1.75	2.5	nS	
Output Fall Time ^{2,3}	Measured between 80% to 20%			1.0	1.6	nS	
Cycle-to-Cycle Jitter ³	Unloaded output	FS=0	10MHz		±450	±600	pS
			35MHz		±125	±250	
		FS=1	30MHz		±225	±350	
			70MHz		±150	±300	
PLL Lock Time ³	Stable power supply, valid clock presented on XIN / CLKIN				3	mS	

- Notes: 1. Functionality with Crystal is guaranteed by design and characterization. Not 100% tested in production.
 2. All parameters are specified with 10pF loaded outputs.
 3. Parameter is guaranteed by design and characterization. Not 100% tested in production.

DC Electrical Characteristics for 3.3V

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
V _{IL}	Input LOW Voltage				0.8	V
V _{IH}	Input HIGH Voltage		2.0			V
I _{IL}	Input LOW Current	V _{IN} = 0V			-50	μA
I _{IH}	Input HIGH Current	V _{IN} = V _{DD}			50	μA
V _{OL}	Output LOW Voltage	I _{OL} = 8mA			0.4	V
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	2.4			V
I _{CC}	Static Supply Current	XIN / CLKIN pulled low			700	μA
I _{DD}	Dynamic Supply Current	Unloaded Output	FS=0; @ 10MHz		7	mA
			FS=1; @ 80MHz		20	
Z _o	Output Impedance			35		Ω

Switching Characteristics for 3.3V

Parameter	Test Conditions	Min	Typ	Max	Unit	
Input Frequency ¹ / ModOUT	FS=0	10		40	MHz	
	FS=1	30		80		
Duty Cycle ^{2,3}	Measured at V _{DD} /2	45	50	55	%	
Output Rise Time ^{2,3}	Measured between 20% to 80%		1.3	2	nS	
Output Fall Time ^{2,3}	Measured between 80% to 20%		0.9	1.3	nS	
Cycle-to-Cycle Jitter ³	Unloaded output	FS=0	10MHz	±450	±600	pS
			40MHz	±125	±250	
		FS=1	30MHz	±225	±350	
			80MHz	±125	±250	
PLL Lock Time ³	Stable power supply, valid clock presented on XIN / CLKIN			3	mS	


- Notes: 1. Functionality with Crystal is guaranteed by design and characterization. Not 100% tested in production.
 2. All parameters are specified with 10pF loaded outputs.
 3. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Typical Crystal Specifications

Fundamental AT cut parallel resonant crystal	
Nominal frequency	25MHz
Frequency tolerance	±50ppm or better at 25°C
Operating temperature range	-25°C to +85°C
Storage temperature	-40°C to +85°C
Load capacitance(C _P)	18pF
Shunt capacitance	7pF maximum
ESR	25 Ω

Note: C_L is the Load Capacitance and R1 is used to prevent oscillations at overtone frequency of the Fundamental frequency.

Typical Crystal Interface Circuit




$$C_L = 2 * (C_P - C_S)$$

Where C_P = Load capacitance of crystal from crystal vendor datasheet.


C_S = Stray capacitance due to C_{IN}, PCB, Trace, etc.

Switching Waveforms


Duty Cycle Timing







Output Rise/Fall Time



Application Schematic




Charts



Note: Device to Device variation of Deviation is $\pm 10\%$ (0°C to +70°C) and $\pm 25\%$ (-25°C to +85°C)


Package Information

8-lead TSSOP Package (4.40-MM Body)



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A		0.043		1.10
A1	0.002	0.006	0.05	0.15
A2	0.033	0.037	0.85	0.95
B	0.008	0.012	0.19	0.30
c	0.004	0.008	0.09	0.20
D	0.114	0.122	2.90	3.10
E	0.169	0.177	4.30	4.50
e	0.026 BSC		0.65 BSC	
H	0.252 BSC		6.40 BSC	
L	0.020	0.028	0.50	0.70
theta	0°	8°	0°	8°

8L 2mmX2mm WDFN package Outline drawing




Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.027	0.0315	0.70	0.80
A3	0.008 BSC		0.203 BSC	
b	0.008	0.012	0.20	0.30
D	0.079 BSC		2.00 BSC	
E	0.078 BSC		2.00 BSC	
e	0.020 BSC		0.50 BSC	
L	0.020	0.024	0.50	0.60

Ordering Code

Part Number	Marking	Package	Temperature
PCS3P7303AG-08TR	BKL	8-pin TSSOP, TAPE AND REEL, Green	-25°C to +85°C
PCS3P7303AG-08TT	BKL	8-pin TSSOP, TUBE, Green	-25°C to +85°C
PCS3P7303AG-08CR	BK	8L WDFN (2mmX2mm), TAPE & REEL, Green	-25°C to +85°C

A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free.

Note: Many ON Semiconductor products are protected by issued patents or applications for patent.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S. Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free
USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free
USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855
Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website:
www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative