

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

### 3.3 V Zero Delay Clock Buffer

The NB2304A is a versatile, 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. It is available in an 8 pin package. The part has an on-chip PLL which locks to an input clock presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than 250 ps, and the output-to-output skew is guaranteed to be less than 200 ps.

The NB2304A has two Banks of two outputs each. Multiple NB2304A devices can accept the same input clock and distribute it. In this case, the skew between the outputs of the two devices is guaranteed to be less than 500 ps.

The NB2304A is available in two different configurations (Refer to NB2304A Configurations Table). The NB2304AI1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The NB2304AI1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.

The NB2304AI2 allows the user to obtain REF, 1/2 X and 2X frequencies on each output Bank. The exact configuration and output frequencies depend on which output drives the feedback pin.


### Features

- Zero Input Output Propagation Delay, Adjustable by Capacitive Load on FBK Input
- Multiple Configurations Refer to NB2304A Configurations Table
- Input Frequency Range: 15 MHz to 133 MHz
- Multiple Low-Skew Outputs
- Output-Output Skew < 200 ps
- Device-Device Skew < 500 ps
- Two Banks of Four Outputs
- Less than 200 ps Cycle-to-Cycle Jitter (-1, -1H, -5H)
- Available in Space Saving, 8 pin 150 mil SOIC Package
- 3.3 V Operation
- Advanced 0.35 µ CMOS Technology
- Guaranteed Across Commercial and Industrial Temperature Ranges
- These are Pb-Free Devices



### **ON Semiconductor®**

http://onsemi.com



\*For additional marking information, refer to Application Note AND8002/D.

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Basic Block Diagram (see Figures 11 and 12 for device specific Block Diagrams)

### **Table 1. CONFIGURATIONS**

Device	Feedback From	Bank A Frequency	Bank B Frequency	
NB2304AI1	Bank A or Bank B	Reference	Reference	
NB2304AI1H	Bank A or Bank B	Reference	Reference	
NB2304AI2	Bank A	Reference	Reference ÷2	
NB2304AI2	Bank B	2 X Reference	Reference	




Figure 2. Pin Configuration

### **Table 2. PIN DESCRIPTION**

Pin #	Pin Name	Description	
1	REF (Note 1)	Input reference frequency, 5 V tolerant input.	
2	CLKA1 (Note 2)	Buffered clock output, Bank A.	
3	CLKA2 (Note 2)	Buffered clock output, Bank A.	
4	GND	Ground.	
5	CLKB1 (Note 2)	Buffered clock output, Bank B.	
6	CLKB2 (Note 2)	Buffered clock output, Bank B.	
7	V <sub>DD</sub>	3.3 V supply.	
8	FBK	PLL feedback input.	

Weak pulldown.
Weak pulldown on all outputs.

### Table 3. MAXIMUM RATINGS

Parameter	Min	Мах	Unit
Supply Voltage to Ground Potential	-0.5	+7.0	V
DC Input Voltage (Except REF)	-0.5	V <sub>DD</sub> + 0.5	V
DC Input Voltage (REF)	-0.5	7	V
Storage Temperature	-65	+150	°C
Maximum Soldering Temperature (10 sec)		260	°C
Junction Temperature		150	°C
Static Discharge Voltage (per MIL-STD-883, Method 3015)		> 2000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Table 4. OPERATING CONDITIONS

Parameter	Description	Min	Max	Unit	
V <sub>DD</sub>	Supply Voltage		3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	Industrial Commercial	-40 0	85 70	°C
CL	Load Capacitance, 15 MHz to 100 MHz			30	pF
CL	Load Capacitance, from 100 MHz to 133 MHz		15	pF	
C <sub>IN</sub>	Input Capacitance (Note 3)			7	pF

3. Applies to both REF Clock and FBK.

### Table 5. ELECTRICAL CHARACTERISTICS V\_{CC} = 3.0 V to 3.6 V, GND = 0 V, T\_A = -40°C to +85°C

Parameter	Description Test Conditions		Min	Max	Unit	
V <sub>IL</sub>	Input LOW Voltage			0.8	V	
V <sub>IH</sub>	Input HIGH Voltage		2.0		V	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0 V		50.0	μΑ	
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>		100.0	μΑ	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8 mA (-1, -2) I <sub>OL</sub> = 12 mA (-1H)		0.4	V	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -8 mA (-1, -2) I <sub>OH</sub> = -12 mA (-1H)	2.4		V	
I <sub>DD</sub>	Supply Current	Unloaded outputs 100 MHz REF Select inputs at $V_{DD}$ or GND		45	mA	
		Unloaded outputs, 66 MHz REF (-1, -2)		35	1	
		Unloaded outputs, 33 MHz REF (-1, -2)		20	1	

# Table 6. SWITCHING CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C (All parameters are specified with loaded outputs)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
t <sub>1</sub>	Output Frequency	30 pF load (all devices) 15 pF load (-1, -2)	15 15		100 133.3	MHz
t <sub>1</sub>	Duty Cycle = $(t_2 / t_1) * 100$ (all devices)	Measured at 1.4 V, $F_{OUT} \le 66.66$ MHz 30 pF load	40.0	50.0	60.0	%
		Measured at 1.4 V, $F_{OUT} \le 50 \text{ MHz}$ 15 pF load	45.0	50.0	55.0	
t <sub>3</sub>	Output Rise Time (-1, -2)	Measured between 0.8 V and 2.0 V 30 pF load			2.50	ns
		Measured between 0.8 V and 2.0 V 15 pF load			1.50	
	Output Rise Time (-1H)	Measured between 0.8 V and 2.0 V 30 pF load			1.50	
t <sub>4</sub>	Output Fall Time (-1, -2)	Measured between 2.0 V and 0.8 V 30 pF load			2.50	ns
		Measured between 2.0 V and 0.8 V 15 pF load			1.50	
	Output Fall Time (-1H)	Measured between 2.0 V and 0.8 V 30 pF load			1.25	
t <sub>5</sub>	Output-to-Output Skew on same Bank (-1, -2)	All outputs equally loaded			200	ps
	Output-to-Output Skew (-1H)	All outputs equally loaded			200	
	Output Bank A-to-Output Bank B skew (-1)	All outputs equally loaded			200	
	Output Bank A-to-Output Bank B skew (-2)	All outputs equally loaded			400	
t <sub>6</sub>	Delay, REF Rising Edge to FBK Rising Edge	Measured at V <sub>DD</sub> /2		0	±250	ps
t <sub>7</sub>	Device-to-Device Skew	Measured at $V_{\mbox{\scriptsize DD}}/2$ on the FBK pins of the device		0	500	ps
t <sub>8</sub>	Output Slew Rate	e Measured between 0.8 V and 2.0 V using Test Circuit #2				V/ns
t	Cycle-to-Cycle Jitter (-1, -1H)	Measured at 66.67 MHz, loaded outputs, 15 pF load			180	ps
		Measured at 66.67 MHz, loaded outputs, 30 pF load			200	
		Measured at 133.3 MHz, loaded outputs, 15 pF load			100	
	Cycle-to-Cycle Jitter (-2)	Measured at 66.67 MHz, loaded outputs, 30 pF load			400	ps
		Measured at 66.67 MHz, loaded outputs, 15 pF load			380	
t <sub>LOCK</sub>	PLL Lock Time	Stable power supply, valid clock presented on REF and FBK pins			1.0	ms

### Zero Delay and Skew Control

For applications requiring zero input-output delay, all outputs must be equally loaded.



OUTPUT LOAD DIFFERENCE: FBK LOAD - CLKA/CLKB LOAD (pF)

Figure 3. REF Input to CLKA/CLKB Delay vs. Difference in Loading between FBK Pin and CLKA/CLKB Pins

To close the feedback loop of the NB2304A, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in Figure 3.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use Figure 3 to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.

### SWITCHING WAVEFORMS





Figure 4. Duty Cycle Timing









Figure 6. Output - Output Skew









Figure 8. Device - Device Skew

### **TEST CIRCUITS**






Figure 9. Test Circuit #1

Figure 10. Test Circuit #2 For parameter  $t_8$  (output slew rate) on -1H devices




Figure 11. NB2304Al1 and NB2304Al1H





Figure 12. NB2304Al2

### **ORDERING INFORMATION**

Device	Marking	Operating Range	Package	Shipping <sup>†</sup>	Availability
NB2304AI1DG	411	Industrial & Commercial	SOIC-8 (Pb-Free)	98 Units / Rail	Now
NB2304AI1DR2G	411	Industrial & Commercial	SOIC-8 (Pb-Free)	2500 Tape & Reel	Now
NB2304AI1HDG	4I1H	Industrial & Commercial	SOIC-8 (Pb-Free)	98 Units / Rail	Now
NB2304AI1HDR2G	4I1H	Industrial & Commercial	SOIC-8 (Pb-Free)	2500 Tape & Reel	Now
NB2304AI2DG	412	Industrial & Commercial	SOIC-8 (Pb-Free)	98 Units / Rail	Now
NB2304AI2DR2G	412	Industrial & Commercial	SOIC-8 (Pb-Free)	2500 Tape & Reel	Now

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

- 1. DIMENSIONING AND TOLERANCING PER
  - ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
  - DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  - MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
  - DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION DOES NOT INCLODE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INCHES			
DIM	MIN MAX		MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33 0.51 0.01		0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
ſ	0.19	0.25	0.007	0.010		
κ	0.40 1.27		0.016	0.050		
Μ	0 °	0 0 8 0		8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		