

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

# Si5351A/B/C-B



#### Features

- www.silabs.com/custom-timing Generates up to 8 non-integer-related frequencies from 2.5 kHz to 200 MHz
- I<sup>2</sup>C user definable configuration
- Exact frequency synthesis at each output (0 ppm error)
- Highly linear VCXO
- Optional clock input (CLKIN)
- Low output period jitter: < 70 ps pp, typ
- Configurable spread spectrum selectable at each output
- Operates from a low-cost, fixed frequency 20-QFN (4x4 mm): 8 outputs crystal: 25 or 27 MHz
- Supports static phase offset
- Programmable rise/fall time control

#### Applications

- HDTV, DVD/Blu-ray, set-top box
- Audio/video equipment, gaming
- Printers, scanners, projectors
- Handheld Instrumentation


- Glitchless frequency changes
- Separate voltage supply pins provide level translation:
  - Core VDD: 2.5 or 3.3 V
  - Output VDDO: 1.8, 2.5, or 3.3 V
- Excellent PSRR eliminates external power supply filtering
- Very low power consumption
- Adjustable output delay
- Available in 2 packages types: 10-MSOP: 3 outputs


- PCIE Gen 1 compatible
- Supports HCSL compatible swing
- Residential gateways
- Networking/communication
- Servers, storage
- XO replacement

#### Description

The Si5351 is an I<sup>2</sup>C configurable clock generator that is ideally suited for replacing crystals, crystal oscillators, VCXOs, phase-locked loops (PLLs), and fanout buffers in cost-sensitive applications. Based on a PLL/VCXO + high resolution MultiSynth fractional divider architecture, the Si5351 can generate any frequency up to 200 MHz on each of its outputs with 0 ppm error. Three versions of the Si5351 are available to meet a wide variety of applications. The Si5351A generates up to 8 free-running clocks using an internal oscillator for replacing crystals and crystal oscillators. The Si5351B adds an internal VCXO and provides the flexibility to replace both free-running clocks and synchronous clocks. It eliminates the need for higher cost, custom pullable crystals while providing reliable operation over a wide tuning range. The Si5351C offers the same flexibility but synchronizes to an external reference clock (CLKIN).

#### **Functional Block Diagram**





Part Number	I2C or Pin	Frequency Reference	Programmed?	Outputs	Datasheet
Si5351A-B-GT	I2C	XTAL only	Blank	3	Si5351-B
Si5351A-B-GM	I2C	XTAL only	Blank	8	Si5351-B
Si5351B-B-GM	I2C	XTAL and/or Voltage	Blank	8	Si5351-B
Si5351C-B-GM	I2C	XTAL and/or CLKIN	Blank	8	Si5351-B
Si5351A-Bxxxxx-GT	I2C	XTAL only	Factory Pre-Programmed	3	Si5351-B
Si5351A-Bxxxxx-GM	I2C	XTAL only	Factory Pre-Programmed	8	Si5351-B
Si5351B-Bxxxxx-GM	I2C	XTAL and/or Voltage	Factory Pre-Programmed	8	Si5351-B
Si5351C-Bxxxxx-GM	I2C	XTAL and/or CLKIN	Factory Pre-Programmed	8	Si5351-B
Si5350A-Bxxxxx-GT	Pin	XTAL only	Factory Pre-Programmed	3	Si5350A-B
Si5350A-Bxxxxx-GM	Pin	XTAL only	Factory Pre-Programmed	8	Si5350A-B
Si5350B-Bxxxxx-GT	Pin	XTAL and/or Voltage	Factory Pre-Programmed	3	Si5350B-B
Si5350B-Bxxxxx-GM	Pin	XTAL and/or Voltage	Factory Pre-Programmed	8	Si5350B-B
Si5350C-Bxxxxx-GT	Pin	XTAL and/or CLKIN	Factory Pre-Programmed	3	Si5350C-B
Si5350C-Bxxxxx-GM	Pin	XTAL and/or CLKIN	Factory Pre-Programmed	8	Si5350C-B

#### Table 1. The Complete Si5350/51 Clock Generator Family

#### Notes:

1. XTAL = 25/27 MHz, Voltage = 0 to VDD, CLKIN = 10 to 100 MHz. "xxxxx" = unique custom code.

2. Create custom, factory pre-programmed parts at www.silabs.com/ClockBuilder.



## TABLE OF CONTENTS

## Section

## <u>Page</u>

1. Electrical Specifications
3. Functional Description
3.1. Input Stage
3.2. Synthesis Stages
3.3. Output Stage
3.4. Spread Spectrum
3.5. Control Pins (OEB, SSEN)
4. I2C Interface
5. Configuring the Si5351
5.1. Writing a Custom Configuration to RAM
5.2. Si5351 Application Examples
5.3. Replacing Crystals and Crystal Oscillators
5.4. Replacing Crystals, Crystal Oscillators, and VCXOs
5.5. Replacing Crystals, Crystal Oscillators, and PLLs
5.6. Applying a Reference Clock at XTAL Input
5.7. HCSL Compatible Outputs
6. Design Considerations
6.1. Power Supply Decoupling/Filtering
6.2. Power Supply Sequencing
6.3. External Crystal
6.4. External Crystal Load Capacitors
6.5. Unused Pins
6.6. Trace Characteristics
7. Register Map Summary
8. Register Descriptions
9. Si5351 Pin Descriptions
9.1. Si5351A 20-pin QFN
9.2. Si5351B 20-Pin QFN
9.3. Si5351C 20-Pin QFN
9.4. Si5351A 10-Pin MSOP
10. Ordering Information
11. Package Outlines
11.1. 20-pin QFN
12. Land Pattern: 20-Pin QFN
12.1. 10-Pin MSOP Package Outline
13. Land Pattern: 10-Pin MSOP
14. Top Marking
14.1. 20-Pin QFN Top Marking
14.2. Top Marking Explanation
14.3. 10-Pin MSOP Top Marking



## Si5351A/B/C-B

14.4. Top Marking Explanation	
Document Change List	
Contact Information	41



## **1. Electrical Specifications**

Table 2. Recommended	Operating	Conditions
----------------------	-----------	------------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>		-40	25	85	°C
Core Supply Voltage	N		3.0	3.3	3.60	V
	V <sub>DD</sub>		2.25	2.5	2.75	V
Output Buffer Voltage			1.71	1.8	1.89	V
	V <sub>DDOx</sub>		2.25	2.5	2.75	V
			3.0	3.3	3.60	V

Notes:All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted. VDD and VDDOx can be operated at independent voltages.

Power supply sequencing for VDD and VDDOx requires that all VDDOx be powered up either before or at the same time as VDD.

#### **Table 3. DC Characteristics**

 $(V_{DD} = 2.5 \text{ V} \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Care Supply Current	1	Enabled 3 outputs		22	35	mA	
Core Supply Current	IDD	Enabled 8 outputs		27	45	mA	
Output Buffer Supply Current (Per Output)*	I <sub>DDOx</sub>	C <sub>L</sub> = 5 pF	—	2.2	5.6	mA	
Input Current	I <sub>CLKIN</sub>	CLKIN, SDA, SCL Vin < 3.6 V	_	_	10	μA	
	I <sub>VC</sub>	VC		_	30	μA	
Output Impedance	Z <sub>O</sub>	3.3 V VDDO, default high drive	_	50	_	Ω	
*Note: Output clocks less than or equal to 100 MHz.							



#### Table 4. AC Characteristics

(V<sub>DD</sub> = 2.5 V ±10%, or 3.3 V ±10%, T<sub>A</sub> = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power-up Time	T <sub>RDY</sub>	From V <sub>DD</sub> = V <sub>DDmin</sub> to valid output clock, C <sub>L</sub> = 5 pF, f <sub>CLKn</sub> > 1 MHz	—	2	10	ms
Power-up Time, PLL Bypass Mode	Т <sub>ВҮР</sub>	From V <sub>DD</sub> = V <sub>DDmin</sub> to valid output clock, C <sub>L</sub> = 5 pF, f <sub>CLKn</sub> > 1 MHz	—	0.5	1	ms
Output Enable Time	Τ <sub>ΟΕ</sub>	From OEB pulled low to valid clock output, C <sub>L</sub> = 5 pF, f <sub>CLKn</sub> > 1 MHz	_		10	μs
Output Frequency Transition Time	T <sub>FREQ</sub>	f <sub>CLKn</sub> > 1 MHz	—		10	μs
Output Phase Offset	P <sub>STEP</sub>		_	333	_	ps/step
Spread Spectrum Frequency	6	Down spread. Selectable in 0.1% steps.	-0.1	_	-2.5	%
Deviation	SS <sub>DEV</sub>	Center spread. Selectable in 0.1% steps.	±0.1	_	±1.5	%
Spread Spectrum Modulation Rate	SS <sub>MOD</sub>		30	31.5	33	kHz
VCXO Specifications (Si5351B	only)	•				
VCXO Control Voltage Range	Vc		0	$V_{DD}/2$	$V_{DD}$	V
VCXO Gain (configurable)	Kv	Vc = 10–90% of V <sub>DD</sub> , V <sub>DD</sub> = 3.3 V	18	—	150	ppm/V
VCXO Control Voltage Linearity	KVL	$Vc = 10-90\%$ of $V_{DD}$	-5	—	+5	%
VCXO Pull Range (configurable)	PR	V <sub>DD</sub> = 3.3 V*	±30	0	±240	ppm
VCXO Modulation Bandwidth			_	10	_	kHz
*Note: Contact Silicon Labs for 2.5	V VCXO oper	ation.				

#### Table 5. Input Clock Characteristics

 $(V_{DD} = 2.5 \text{ V} \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		25		27	MHz
CLKIN Input Low Voltage	V <sub>IL</sub>		-0.1	_	0.3 x V <sub>DD</sub>	V
CLKIN Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>DD</sub>	_	3.60	V
CLKIN Frequency Range	f <sub>CLKIN</sub>		10		100	MHz



#### **Table 6. Output Clock Characteristics**

 $(V_{DD} = 2.5 \text{ V} \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency Range <sup>1</sup>	F <sub>CLK</sub>		0.0025		200	MHz
Load Capacitance	CL		—		15	pF
Duty Cycle	DC	$F_{CLK} \le 160 \text{ MHz}$ , Measured at $V_{DD}/2$	45	50	55	%
Duty Cycle	DC	F <sub>CLK</sub> > 160 MHz, Measured at V <sub>DD</sub> /2	40	50	60	%
Rise/Fall Time	t <sub>r</sub>	20%–80%, C <sub>L</sub> = 5 pF,	—	1	1.5	ns
	t <sub>f</sub>	Default high drive strength	—	1	1.5	ns
Output High Voltage	V <sub>OH</sub>	C <sub>1</sub> = 5 pF	$V_{DD} - 0.6$	—	—	V
Output Low Voltage	V <sub>OL</sub>	0 <sub>L</sub> = 5 pF	—	_	0.6	V
		20-QFN, 4 outputs running, 1 per VDDO	_	40	95	ps, pk- pk
Period Jitter <sup>2,3</sup>	J <sub>PER</sub>	10-MSOP or 20-QFN, all outputs running	_	70	155	ps, pk- pk
$\Omega_{\rm rel}$ to $\Omega_{\rm rel}$ $1.00 \pm 2.3$		20-QFN, 4 outputs running, 1 per VDDO	_	50	90	ps, pk
Cycle-to-Cycle Jitter <sup>2,3</sup>	Jcc	10-MSOP or 20-QFN, all outputs running	_	70	150	ps, pk
Period Jitter VCXO <sup>2,3</sup>		20-QFN, 4 outputs running, 1 per VDDO	_	50	95	ps, pk- pk
	J <sub>PER_VCXO</sub>	10-MSOP or 20-QFN, all outputs running	_	70	155	ps, pk- pk
Cycle-to-Cycle Jitter		20-QFN, 4 outputs running, 1 per VDDO	_	50	90	ps, pk
VCXO <sup>2,3</sup>	Jcc_vcxo	10-MSOP or 20-QFN, all outputs running	_	70	150	ps, pk

#### Notes:

- 1. Only two unique frequencies above 112.5 MHz can be simultaneously output.
- **2.** Measured over 10K cycles. Jitter is only specified at the default high drive strength (50  $\Omega$  output impedance).
- Jitter is highly dependent on device frequency configuration. Specifications represent a "worst case, real world" frequency plan; actual performance may be substantially better. Three-output 10 MSOP package measured with clock outputs of 74.25, 24.576, and 48 MHz. Eight-output 20 QFN package measured with clock outputs of 33.333, 74.25, 27, 24.576, 22.5792, 28.322, 125, and 48 MHz.



#### Table 7. Crystal Requirements<sup>1,2</sup>

Parameter	Symbol	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>	25	_	27	MHz
Load Capacitance	CL	6	_	12	pF
Equivalent Series Resistance	r <sub>ESR</sub>	_	_	150	Ω
Crystal Max Drive Level	dL	100	_		μW

Notes:

 Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitance in addition to external 2 pF load capacitance (e.g., by using 4 pF capacitors on XA and XB).

2. Refer to "AN551: Crystal Selection Guide" for more details.

#### Table 8. I<sup>2</sup>C Specifications (SCL,SDA)<sup>1</sup>

Symbol	Test Condition		Standard Mode 100 kbps			Unit
		Min	Max	Min	Max	
V <sub>ILI2C</sub>		-0.5	0.3 x V <sub>DDI2</sub> C	-0.5	0.3 x V <sub>DDI2C</sub> <sup>2</sup>	V
V <sub>IHI2C</sub>		0.7 x V <sub>DDI2</sub> C	3.6	0.7 x V <sub>DDI2C</sub> <sup>2</sup>	3.6	V
V <sub>HYS</sub>		_	_	0.1	_	V
V <sub>OLI2C</sub> <sup>2</sup>	V <sub>DDI2C</sub> <sup>2</sup> = 2.5/3.3 V	0	0.4	0	0.4	V
I <sub>II2C</sub>		-10	10	-10	10	μA
C <sub>II2C</sub>	$V_{IN} = -0.1$ to $V_{DDI2C}$	_	4	_	4	pF
T <sub>TO</sub>	Timeout Enabled	25	35	25	35	ms
	V <sub>ILI2C</sub> V <sub>IHI2C</sub> V <sub>HYS</sub> V <sub>OLI2C</sub> <sup>2</sup> I <sub>II2C</sub>	VILI2CVILI2CVIHI2CVHYSVOLI2C2VDDI2C2III2CCII2CVIN = -0.1 to VDDI2C	$ \begin{array}{c c c c c c c c c } \hline 100 I \\ \hline$	Image: Horizon de la construction de la constr	$\begin{array}{c c c c c c c } \hline & 100 & $	100 kps         400 kps           Min         Max         Min         Max $V_{ILI2C}$

Notes:

1. Refer to NXP's UM10204 I<sup>2</sup>C-bus specification and user manual, revision 03, for further details, go to:

- www.nxp.com/acrobat\_download/usermanuals/UM10204\_3.pdf.
- 2. Only I<sup>2</sup>C pullup voltages (VDDI2C) of 2.25 to 3.63 V are supported.



#### Table 9. Thermal Characteristics

Parameter	Symbol	Test Condition	Package	Value	Unit
Thermal Resistance	0	Still Air	10-MSOP	131	°C/W
Junction to Ambient	$\theta_{JA}$	Suit Ait	20-QFN	119	°C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>	Still Air	20-QFN	16	°C/W

## Table 10. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Test Condition	Value	Unit
DC Supply Voltage	V <sub>DD_max</sub>		-0.5 to 3.8	V
	V <sub>IN_CLKIN</sub>	CLKIN, SCL, SDA	-0.5 to 3.8	V
Input Voltage	V <sub>IN_VC</sub>	VC	-0.5 to (VDD+0.3)	V
	V <sub>IN_XA/B</sub>	Pins XA, XB	–0.5 to 1.3 V	V
Junction Temperature	TJ		-55 to 150	°C
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>		260	°C
Soldering Temperature Time at TPEAK (Pb-free profile) <sup>2</sup>	T <sub>P</sub>		20–40	Sec

#### Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020.



## 2. Detailed Block Diagrams





Figure 1. Block Diagrams of 3-Output and 8-Output Si5351A Devices








Figure 2. Block Diagrams of Si5351B and Si5351C 8-Output Devices



## 3. Functional Description

The Si5351 is a versatile I<sup>2</sup>C programmable clock generator that is ideally suited for replacing crystals, crystal oscillators, VCXOs, PLLs, and buffers. A block diagram showing the general architecture of the Si5351 is shown in Figure 3. The device consists of an input stage, two synthesis stages, and an output stage.

The input stage accepts an external crystal (XTAL), a control voltage input (VC), or a clock input (CLKIN) depending on the version of the device (A/B/C). The first stage of synthesis multiplies the input frequencies to an high-frequency intermediate clock, while the second stage of synthesis uses high resolution MultiSynth fractional dividers to generate the desired output frequencies. Additional integer division is provided at the output stage for generating output frequencies as low as 2.5 kHz. Crosspoint switches at each of the synthesis stages allows total flexibility in routing any of the inputs to any of the outputs.

Because of this high resolution and flexible synthesis architecture, the Si5351 is capable of generating synchronous or free-running non-integer related clock frequencies at each of its outputs, enabling one device to synthesize clocks for multiple clock domains in a design.




Figure 3. Si5351 Block Diagram



#### 3.1. Input Stage

#### 3.1.1. Crystal Inputs (XA, XB)

The Si5351 uses a fixed-frequency standard AT-cut crystal as a reference to the internal oscillator. The output of the oscillator can be used to provide a free-running reference to one or both of the PLLs for generating asynchronous clocks. The output frequency of the oscillator will operate at the crystal frequency, either 25 MHz or 27 MHz. The crystal is also used as a reference to the VCXO to help maintain its frequency accuracy.

Internal load capacitors are provided to eliminate the need for external components when connecting a crystal to the Si5351. The total internal XTAL load capacitance ( $C_L$ ) can be selected to be 0, 6, 8, or 10 pF. Crystals with alternate load capacitance requirements are supported using additional external load capacitance  $\leq 2$  pF (e.g., by using  $\leq 4$  pF capacitors on XA and XB) as shown in Figure 4. Refer to application note AN551 for crystal recommendations.




Figure 4. External XTAL with Optional Load Capacitors

#### 3.1.2. External Clock Input (CLKIN)

The external clock input is used as a clock reference for the PLLs when generating synchronous clock outputs. CLKIN can accept any frequency from 10 to 100 MHz. A divider at the input stage limits the PLL input frequency to 30 MHz.

#### 3.1.3. Voltage Control Input (VC)

The VCXO architecture of the Si5351B eliminates the need for an external pullable crystal. Only a standard, low-cost, fixed-frequency (25 or 27 MHz) AT-cut crystal is required.

The tuning range of the VCXO is configurable allowing for a wide variety of applications. Key advantages of the VCXO design in the Si5351 include high linearity, a wide operating range (linear from 10 to 90% of VDD), and reliable startup and operation. Refer to Table 4 on page 6 for VCXO specification details.

A unique feature of the Si5351B is its ability to generate multiple output frequencies controlled by the same control voltage applied to the VC pin. This replaces multiple PLLs or VCXOs that would normally be locked to the same reference. An example is illustrated in Figure 5 on page 14.



#### 3.2. Synthesis Stages

The Si5351 uses two stages of synthesis to generate its final output clocks. The first stage uses PLLs to multiply the lower frequency input references to a high-frequency intermediate clock. The second stage uses high-resolution MultiSynth fractional dividers to generate the required output frequencies. Only two unique frequencies above 112.5 MHz can be simultaneously output. For example, 125 MHz (CLK0), 130 MHz (CLK1), and 150 MHz (CLKx) is not allowed. Note that multiple copies of frequencies above 112.5 MHz can be provided on four outputs (CLKS0-3) simultaneously with 130 MHz on four different outputs (CLKS4-7).

A crosspoint switch at the input of the first stage allows each of the PLLs to lock to the CLKIN or the XTAL input. This allows each of the PLLs to lock to a different source for generating independent free-running and synchronous clocks. Alternatively, both PLLs could lock to the same source. The crosspoint switch at the input of the second stage allows any of the MultiSynth dividers to connect to PLLA or PLLB. This flexible synthesis architecture allows any of the outputs to generate synchronous or non-synchronous clocks, with spread spectrum or without spread spectrum, and with the flexibility of generating non-integer related clock frequencies at each output.

All VCXO outputs are generated by PLLB only. The Multisynth high-resolution dividers synthesizes the VCXO output's center frequency up to 112.5 MHz. The center frequency is then controlled (or pulled) by the VC input. An interesting feature of the Si5351 is that the VCXO output can be routed to more than one MultiSynth divider. This creates a VCXO with multiple output frequencies controlled from one VC input as shown in Figure 5.

Frequencies down to 2.5 kHz can be generated by applying the R divider at the output of the Multisynth (see Figure 5 below).




Figure 5. Using the Si5351 as a Multi-Output VCXO



#### 3.3. Output Stage

An additional level of division (R) is available at the output stage for generating clocks as low as 2.5 kHz. All output drivers generate CMOS level outputs with separate output voltage supply pins (VDDOx) allowing a different voltage signal level (1.8, 2.5, or 3.3 V) at each of the four 2-output banks.

#### 3.4. Spread Spectrum

Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its frequency, which effectively reduces the overall amplitude of its radiated energy. Note that spread spectrum is not available on clocks synchronized to PLLB or to the VCXO.

The Si5351 supports several levels of spread spectrum allowing the designer to chose an ideal compromise between system performance and EMI compliance.




Figure 6. Available Spread Spectrum Profiles

#### 3.5. Control Pins (OEB, SSEN)

The Si5351 offers control pins for enabling/disabling clock outputs and spread spectrum.

#### 3.5.1. Output Enable (OEB)

The output enable pin allows enabling or disabling outputs clocks. Output clocks are enabled when the OEB pin is held low, and disabled when pulled high. When disabled, the output state is configurable as output high, output low, or high-impedance.

The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading edge after OEB is pulled low. When OEB is pulled high, the clock is allowed to complete its full clock cycle before going into a disabled state.

#### 3.5.2. Spread Spectrum Enable (SSEN)—Si5351A and Si5351B only

This control pin allows disabling the spread spectrum feature for all outputs that were configured with spread spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of evaluating the effect of using spread spectrum clocks during EMI compliance testing.



## 4. I<sup>2</sup>C Interface

Many of the functions and features of the Si5351 are controlled by reading and writing to the RAM space using the I<sup>2</sup>C interface. The following is a list of the common features that are controllable through the I<sup>2</sup>C interface. For a complete listing of available I<sup>2</sup>C registers and programming steps, please see "AN619: Manually Generating an Si5351 Register Map."

Read Status Indicators

- Crystal Reference Loss of signal, LOS\_XTAL, reg0[3]
- CLKIN Loss of signal, LOS\_CLKIN, reg0[4]
- PLLA and/or PLLB Loss of lock, LOL\_A or LOL\_B, reg0[6:5]
- Configuration of multiplication and divider values for the PLLs, MultiSynth dividers
- Configuration of the Spread Spectrum profile (down or center spread, modulation percentage)
- Control of the cross point switch selection for each of the PLLs and MultiSynth dividers
- Set output clock options
  - Enable/disable for each clock output
  - Invert/non-invert for each clock output
  - Output divider values (2<sup>n</sup>, n=1.. 7)
  - Output state when disabled (stop hi, stop low, Hi-Z)
  - Output phase offset

The I<sup>2</sup>C interface operates in slave mode with 7-bit addressing and can operate in Standard-Mode (100 kbps) or Fast-Mode (400 kbps) and supports burst data transfer with auto address increments.

The I<sup>2</sup>C bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL) as shown in Figure 7. Both the SDA and SCL pins must be connected to the VDD supply via an external pull-up as recommended by the I<sup>2</sup>C specification.




Figure 7. I<sup>2</sup>C and Control Signals

The 7-bit device (slave) address of the Si5351 consist of a 6-bit fixed address plus a user selectable LSB bit as shown in Figure 8. The LSB bit is selectable as 0 or 1 using the optional A0 pin which is useful for applications that require more than one Si5351 on a single  $l^2C$  bus.




Figure 8. Si5351 I<sup>2</sup>C Slave Address




Data is transferred MSB first in 8-bit words as specified by the  $I^2C$  specification. A write command consists of a 7-bit device (slave) address + a write bit, an 8-bit register address, and 8 bits of data as shown in Figure 9. A write burst operation is also shown where every additional data word is written using to an auto-incremented address.

Writ	Nrite Operation – Single Byte									
S	Slv Addr [6:0]	0	А	Reg Addr [7:0]	Α	Data [7:0]	A	Р		
Wri	Write Operation - Burst (Auto Address Increment)									
S	Slv Addr [6:0]	0	А	Reg Addr [7:0]	Α	Data [7:0]	Α	Data [7:0]	А	Ρ
	Reg Addr +1									
	From slave to	ma	ster	1 — F 0 — V		-				
	From master to slave		N-1 S-3	Not / Stai	owledge (SE Acknowledge RT condition P condition		,			

Figure 9. I<sup>2</sup>C Write Operation

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in Figure 10.





AC and DC electrical specifications for the SCL and SDA pins are shown in Table 8. The timing specifications and timing diagram for the I<sup>2</sup>C bus is compatible with the I<sup>2</sup>C-Bus Standard. SDA timeout is supported for compatibility with SMBus interfaces.



## 5. Configuring the Si5351

The Si5351 is a highly flexible clock generator which is entirely configurable through its I<sup>2</sup>C interface. The device's default configuration is stored in non-volatile memory (NVM) as shown in Figure 11. The NVM is a one time programmable memory (OTP) which can store a custom user configuration at power-up. This is a useful feature for applications that need a clock present at power-up (e.g., for providing a clock to a processor).




Figure 11. Si5351 Memory Configuration

During a power cycle the contents of the NVM are copied into random access memory (RAM), which sets the device configuration that will be used during normal operation. Any changes to the device configuration after power-up are made by reading and writing to registers in the RAM space through the I<sup>2</sup>C interface.

#### 5.1. Writing a Custom Configuration to RAM

To simplify device configuration, Silicon Labs has released the ClockBuilder Desktop. The software serves two purposes: to configure the Si5351 with optimal configuration based on the desired frequencies and to control the EVB when connected to a host PC.

The optimal configuration can be saved from the software in text files that can be used in any system, which configures the device over I<sup>2</sup>C. ClockBuilder Desktop can be downloaded from www.silabs.com/ClockBuilder and runs on Windows XP, Windows Vista, and Windows 7.

Once the configuration file has been saved, the device can be programmed via I<sup>2</sup>C by following the steps shown in Figure 12.






Figure 12. I<sup>2</sup>C Programming Procedure




#### 5.2. Si5351 Application Examples

The Si5351 is a versatile clock generator which serves a wide variety of applications. The following examples show how it can be used to replace crystals, crystal oscillators, VCXOs, and PLLs.

#### 5.3. Replacing Crystals and Crystal Oscillators

Using an inexpensive external crystal, the Si5351A can generate up to 8 different free-running clock frequencies for replacing crystals and crystal oscillators. A 3-output version packaged in a small 10-MSOP is also available for applications that require fewer clocks. An example is shown in Figure 13.



Note: Si5351A replaces crystals, XOs, and PLLs.

#### Figure 13. Using the Si5351A to Replace Multiple Crystals, Crystal Oscillators, and PLLs

#### 5.4. Replacing Crystals, Crystal Oscillators, and VCXOs

The Si5351B combines free-running clock generation and a VCXO in a single package for cost sensitive video applications. An example is shown in Figure 14.





Figure 14. Using the Si5351B to Replace Crystals, Crystal Oscillators, VCXOs, and PLLs



#### 5.5. Replacing Crystals, Crystal Oscillators, and PLLs

The Si5351C generates synchronous clocks for applications that require a fully integrated PLL instead of a VCXO. Because of its dual PLL architecture, the Si5351C is capable of generating both synchronous and free-running clocks. An example is shown in Figure 15.





#### 5.6. Applying a Reference Clock at XTAL Input

The Si5351 can be driven with a clock signal through the XA input pin. This is especially useful when in need of generating clock outputs in two synchronization domains. With the Si5351C, one reference clock can be provided at the CLKIN pin and at XA.




Figure 16. Si5351 Driven by a Clock Signal



### 5.7. HCSL Compatible Outputs

The Si5351 can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on).

The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair must also be inverted to generate a differential pair. See register setting CLKx\_INV.




Figure 17. Si5351 Output is HCSL Compatible



## 6. Design Considerations

The Si5351 is a self-contained clock generator that requires very few external components. The following general guidelines are recommended to ensure optimum performance. Refer to "AN554: Si5350/51 PCB Layout Guide" for additional layout recommendations.

#### 6.1. Power Supply Decoupling/Filtering

The Si5351 has built-in power supply filtering circuitry and extensive internal Low Drop Out (LDO) voltage regulators to help minimize the number of external bypass components. All that is recommended is one 0.1 to  $1.0 \,\mu\text{F}$  decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDOx pins as possible without using vias.

#### 6.2. Power Supply Sequencing

The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow flexibility in output signal levels. Power supply sequencing for VDD and VDDOx requires that all VDDOx be powered up either before or at the same time as VDD. Unused VDDOx pins should be tied to VDD.

#### 6.3. External Crystal

The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB traces should be kept away from other high-speed signal traces. See "AN551: Crystal Selection Guide" for more details.

#### 6.4. External Crystal Load Capacitors

The Si5351 provides the option of using internal and external crystal load capacitors. If internal load capacitance is insufficient, capacitors of value  $\leq$  2 pF may be used to increased equivalent load capacitance. If external load capacitors are used, they should be placed as close to the XA/XB pads as possible. See "AN551: Crystal Selection Guide" for more details.

#### 6.5. Unused Pins

Unused voltage control pin should be tied to GND.

Unused CLKIN pin should be tied to GND.

Unused XA/XB pins should be left floating. Refer to "5.6. Applying a Reference Clock at XTAL Input" on page 21 when using XA as a clock input pin.

Unused output pins (CLK0–CLK7) should be left floating.

Unused VDDOx pins should be tied to VDD.

#### 6.6. Trace Characteristics

The Si5351A/B/C features various output current drive strengths. It is recommended to configure the trace characteristics as shown in Figure 18 when the default high drive strength is used.




Figure 18. Recommended Trace Characteristics with Default Drive Strength Setting



## 7. Register Map Summary

For many applications, the Si5351's register values are easily configured using ClockBuilder Desktop software. However, for customers interested in using the Si5351 in operating modes beyond the capabilities available with ClockBuilder<sup>™</sup>, refer to "AN619: Manually Generating an Si5351 Register Map" for a detailed description of the Si5351 registers and their usage.

## 8. Register Descriptions

Refer to "AN619: Manually Generating an Si5351 Register Map" for a detailed description of Si5351 registers.



## 9. Si5351 Pin Descriptions

## 9.1. Si5351A 20-pin QFN




Figure 19. Si5351A 20-QFN Top View

Pin Name	Pin Number	Pin Type <sup>1</sup>	Function			
XA	1	I	Input pin for external crystal.			
XB	2	I	Input pin for external crystal.			
CLK0	13	0	Output clock 0.			
CLK1	12	0	Output clock 1.			
CLK2	9	0	Output clock 2.			
CLK3	8	0	Output clock 3.			
CLK4	19	0	Output clock 4.			
CLK5	17	0	Output clock 5.			
CLK6	16	0	Output clock 6.			
CLK7	15	0	Output clock 7.			
A0	3	I	I <sup>2</sup> C address bit.			
SCL	4	I	$I^2C$ bus serial clock input. Pull-up to VDD core with 1 k $\Omega$ .			
SDA	5	I/O	$I^2C$ bus serial data input. Pull-up to VDD core with 1 k $\Omega$ .			
SSEN	6	I	Spread spectrum enable. High = enabled, Low = disabled.			
OEB	7	I	Output driver enable. Low = enabled, High = disabled.			
VDD	20	Р	Core voltage supply pin. See 6.2.			
VDDOA	11	Р	Output voltage supply pin for CLK0 and CLK1. See 6.2.			
VDDOB	10	Р	Output voltage supply pin for CLK2 and CLK3. See 6.2.			
VDDOC	18	Р	Output voltage supply pin for CLK4 and CLK5. See 6.2.			
VDDOD	14	Р	Output voltage supply pin for CLK6 and CLK7. See 6.2.			
GND	Center Pad	Р	Ground. Use multiple vias to ensure a solid path to GND.			
	<ol> <li>I = Input, O = Output, P = Power.</li> <li>Input pins are not internally pulled up.</li> </ol>					



## Si5351A/B/C-B

### 9.2. Si5351B 20-Pin QFN







Table 12. Si5351B Pin Descriptions	Table 1	2.	Si5351E	8 Pin	Descri	ptions
------------------------------------	---------	----	---------	-------	--------	--------

Pin Name	Pin Number	Pin Type <sup>1</sup>	Function			
XA	1	I	Input pin for external crystal			
XB	2	I	Input pin for external crystal			
CLK0	13	0	Output clock 0			
CLK1	12	0	Output clock 1			
CLK2	9	0	Output clock 2			
CLK3	8	0	Output clock 3			
CLK4	19	0	Output clock 4			
CLK5	17	0	Output clock 5			
CLK6	16	0	Output clock 6			
CLK7	15	0	Output clock 7			
VC	3	I	VCXO control voltage input			
SCL	4	I	$I^2C$ bus serial clock input. Pull-up to VDD core with 1 k $\Omega$ .			
SDA	5	I/O	$I^2C$ bus serial data input. Pull-up to VDD core with 1 k $\Omega$ .			
SSEN	6	I	Spread spectrum enable. High = enabled, Low = disabled.			
OEB	7	I	Output driver enable. Low = enabled, High = disabled.			
VDD	20	Р	Core voltage supply pin			
VDDOA	11	Р	Output voltage supply pin for CLK0 and CLK1. See 6.2			
VDDOB	10	Р	Output voltage supply pin for CLK2 and CLK3. See 6.2			
VDDOC	18	Р	Output voltage supply pin for CLK4 and CLK5. See 6.2			
VDDOD	14	Р	Output voltage supply pin for CLK6 and CLK7. See 6.2			
GND	Center Pad	Р	Ground			
	out, O = Output pins are not inte	·	up.			



#### 9.3. Si5351C 20-Pin QFN






Pin           Pin Name         Number         Pin Type <sup>1</sup> Function		Function	
	20-QFN		
XA	1	I	Input pin for external crystal.
XB	2	I	Input pin for external crystal.
CLK0	13	0	Output clock 0.
CLK1	12	0	Output clock 1.
CLK2	9	0	Output clock 2.
CLK3	8	0	Output clock 3.
CLK4	19	0	Output clock 4.
CLK5	17	0	Output clock 5.
CLK6	16	0	Output clock 6.
CLK7	15	0	Output clock 7.
INTR	3	0	Interrupt pin. Open drain active low output, requires a pull-up resistor greater than 1 k $\Omega$ .
SCL	4	I	$I^2C$ bus serial clock input. Pull-up to VDD core with 1 k $\Omega$ .
SDA	5	I/O	$I^2C$ bus serial data input. Pull-up to VDD core with 1 k $\Omega$ .
CLKIN	6	I	PLL clock input.
OEB	7	I	Output driver enable. Low = enabled, High = disabled.
VDD	20	Р	Core voltage supply pin
VDDOA	11	Р	Output voltage supply pin for CLK0 and CLK1. See 6.2
VDDOB	10	Р	Output voltage supply pin for CLK2 and CLK3. See 6.2
VDDOC	18	Р	Output voltage supply pin for CLK4 and CLK5. See 6.2
VDDOD	14	Р	Output voltage supply pin for CLK6 and CLK7. See 6.2
GND	Center Pad	Р	Ground.
Notes:		D - Dowor	1


**1.** I = Input, O = Output, P = Power.

2. Input pins are not internally pulled up.



#### 9.4. Si5351A 10-Pin MSOP





#### Table 14. Si5351A 10-MSOP Pin Descriptions

Pin Name	Pin Number	Pin Type*	Function		
	10-MSOP				
ХА	2	I	Input pin for external crystal.		
ХВ	3	I	Input pin for external crystal.		
CLK0	10	0	Output clock 0.		
CLK1	9	0	Dutput clock 1.		
CLK2	6	0	Dutput clock 2.		
SCL	4	I	Serial clock input for the I <sup>2</sup> C bus. This pin must be pulled-up using a pull- p resistor of at least 1 k $\Omega$ .		
SDA	5	I/O	Serial data input for the I <sup>2</sup> C bus. This pin must be pulled-up using a pull-up resistor of at least 1 k $\Omega$ .		
VDD	1	Р	Core voltage supply pin.		
VDDO	7	Р	Output voltage supply pin for CLK0, CLK1, and CLK2. See "6.2. Power Supply Sequencing" on page 23.		
GND	8	Р	Ground.		
*Note: I = In	put, O = Outpu	t, P = Power			



## **10. Ordering Information**

Factory pre-programmed Si5351 devices (e.g., with bootup frequencies) can be requested using the ClockBuilder web-based utility available at: www.silabs.com/ClockBuilder. A unique part number is assigned to each custom configuration as indicated in Figure 22. Blank, un-programmed Si5351 devices (with no boot-up frequency) do not contain a custom code.




Figure 22. Device Part Numbers

An evaluation kit containing ClockBuilder Desktop software and hardware enable easy evaluation of the Si5351A/B/ C. The orderable part numbers for the evaluation kits are provided in Figure 23.




Figure 23. Si5351A/B/C Evaluation Kit



## 11. Package Outlines

Figure 24 shows the package details for the Si5351 in a 20-QFN package. Table 15 lists the values for the dimensions shown in the illustration.

#### 11.1. 20-pin QFN




Figure 24. 20-pin QFN Package Drawing



Dimension	Min	Nom	Max		
A	0.80	0.85	0.90		
A1	0.00	—	0.05		
b	0.20	0.25	0.30		
D		4.00 BSC			
D2	2.65	2.70	2.75		
е	0.50 BSC				
E	4.00 BSC				
E2	2.65	2.70	2.75		
L	0.35	0.40	0.45		
aaa	—	—	0.10		
bbb	—	—	0.10		
CCC	—	—	0.08		
ddd		—	0.10		

#### Table 15. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Outline MO-220, variation VGGD-5.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 12. Land Pattern: 20-Pin QFN

Figure 25 shows the recommended land pattern details for the Si5351 in a 20-Pin QFN package. Table 16 lists the values for the dimensions shown in the illustration.




Figure 25. 20-Pin QFN Land Pattern



Table 16. PCB Lar	nd Pattern Dimensions
-------------------	-----------------------

Symbol	Millimeters
C1	4.0
C2	4.0
Е	0.50 BSC
X1	0.30
X2	2.70
Y1	0.80
Y2	2.70

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on IPC-7351 guidelines.

#### Solder Mask Design

 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### **Stencil Design**

- 4. A stainless steel, laser-cut and electropolished stencil with trapezoidal walls should be used to assure good solder paste release.
- **5.** The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- A 2x2 array of 1.10 x 1.10 mm openings on 1.30 mm pitch should be used for the center ground pad.

#### Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body components.



#### 12.1. 10-Pin MSOP Package Outline

Figure 26 illustrates the package details for the Si5351 in a 10-pin MSOP package. Table 17 lists the values for the dimensions shown in the illustration.




Figure 26. 10-pin MSOP Package Drawing



Dimension	Min	Nom	Max		
А	_	1.10			
A1	0.00	—	0.15		
A2	0.75	0.85	0.95		
b	0.17	—	0.33		
С	0.08	—	0.23		
D	3.00 BSC				
E	4.90 BSC				
E1	3.00 BSC				
е	0.50 BSC				
L	0.40 0.60 0.80				
L2	0.25 BSC				
q	0	—	8		
aaa	—	—	0.20		
bbb	—	—	0.25		
CCC	_	—	0.10		
ddd	_	_	0.08		

#### Table 17. 10-MSOP Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 13. Land Pattern: 10-Pin MSOP

Figure 27 shows the recommended land pattern details for the Si5351 in a 10-Pin MSOP package. Table 18 lists the values for the dimensions shown in the illustration.




Figure 27. 10-Pin MSOP Land Pattern



Symbol	Millimeters	
Ī	Min	Max
C1	4.40 REF	
E	0.50 BSC	
G1	3.00	—
X1	—	0.30
Y1	1.40 REF	
Z1	—	5.80

#### Table 18. PCB Land Pattern Dimensions

#### Notes: General

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ASME Y14.5M-1994.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.

#### Solder Mask Design

 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body components.



## 14. Top Marking

### 14.1. 20-Pin QFN Top Marking





Figure 28. 20-Pin QFN Top Marking

#### 14.2. Top Marking Explanation

Mark Method:	Laser		
Pin 1 Mark:	Filled Circle = 0.50 mm Diameter (Bottom-Left Corner)		
Font Size:	0.60 mm (24 mils)		
Line 1 Mark Format	Device Part Number	Si5351	
Line 2 Mark Format:	TTTTTT = Mfg Code*	Manufacturing Code from the Assembly Purchase Order Form.	
Line 3 Mark Format:	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the assembly date.	
*Note: The code shown in the "TTTTTT" line does not correspond to the orderable part number or frequency plan. It is used for package assembly quality tracking purposes only.			



#### 14.3. 10-Pin MSOP Top Marking





## 14.4. Top Marking Explanation

Mark Method:	Laser		
Pin 1 Mark:	Mold Dimple (Bottom-Left Corner)		
Font Size:	0.60 mm (24 mils)		
Line 1 Mark Format	Device Part Number	Si5351	
Line 2 Mark Format:	TTTT = Mfg Code*	Line 2 from the "Markings" section of the Assembly Purchase Order form.	
Line 3 Mark Format:	YWW = Date Code	Assigned by the Assembly House. Y = Last Digit of Current Year (Ex: 2013 = 3) WW = Work Week of Assembly Date.	
*Note: The code shown in the "TTTT" line does not correspond to the orderable part number or frequency plan. It is used for package assembly quality tracking purposes only.			




## **DOCUMENT CHANGE LIST**

#### Revision 0.75 to Revision 1.0

- Extended frequency range from 8 MHz-160 MHz to 2.5 kHz-200 MHz.
- Updated block diagrams for clarity.
- Added complete Si5350/1 family table, Table 1.
- Added top mark information.
- Added land pattern drawings.
- Added PowerUp Time, PLL Bypass mode, Table 4.
- Clarified Down Spread step sizes in Table 4.
- Updated max jitter specs (typ unchanged) in Table 6.
- Clarified power supply sequencing requirement, Section 6.2.





#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

#### http://www.silabs.com