

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

Spread Spectrum Clock Generator

MB88153A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. It corresponds to both of the center spread which modulates input frequency as Middle Centered and down spread which modulates so as not to exceed input frequency.

Features

- Power down pin : 10 μ A (Typ-sample) consumption current at power down
- Input frequency : 16.6 MHz to 134 MHz
- Output frequency : 16.6 MHz to 134 MHz (One-fold input frequency)
- Modulation rate can select from $\pm 0.5\%$, $\pm 1.5\%$ – 1.0% or – 3.0% . (For center spread / down spread.)
- Modulation clock output Duty : 40% to 60%
- Modulation clock Cycle-Cycle Jitter : Less than 100 ps
- Low current consumption by CMOS process : 4.0 mA (24 MHz : Typ-sample, no load)
- Power supply voltage : 3.3 V \pm 0.3 V
- Operating temperature : – 40 °C to +85 °C
- Package : 8-pin SOP

Contents


Product Lineup	3	DC Characteristics	11
Pin Assignment	3	AC Characteristics	12
Pin Description	3	Output Clock Duty Cycle ($T_{dcc} = T_b/t_a$)	14
I/o Circuit Type	4	Input Frequency ($F_{in} = 1/t_{in}$)	14
Handling Devices	5	Output Slew Rate (S_r)	14
Preventing Latch-up	5	Cycle-cycle Jitter	14
Handling unused pins	5	Modulation Wave Form	15
Power supply pins	5	Lock-up Time	16
Clock I/O circuit	5	Interconnection Circuit Example	18
Block Diagram	6	Spectrum Example Characteristics	19
Pin Setting	7	Ordering Information	20
Absolute Maximum Ratings	9	Package Dimension	21
Recommended Operating Conditions	10	Document History Page	22
Electrical Characteristics	11	Sales, Solutions, and Legal Information	23

1. Product Lineup

MB88153A has four kinds of modulation rate and modulation type (center spread/down spread).

Product	Modulation rate	Modulation type
MB88153A-100	-1.0%	Down spread
MB88153A-101	-3.0%	
MB88153A-110	±0.5%	Center spread
MB88153A-111	±1.5%	




2. Pin Assignment



3. Pin Description


Pin name	I/O	Pin no.	Description
CKIN	I	1	Clock input pin
V _{DD}	---	2	Power supply voltage pin
V _{SS}	---	3	GND pin
CKOUT	O	4	Modulated clock output pin "L" output at power down
ENS	I	5	Modulation enable setting pin
FREQ1	I	6	Frequency setting pin
FREQ0	I	7	Frequency setting pin (with pull-up resistor)
XPD	I	8	Power down pin (with pull-up resistor) Power down at "L" input

4. I/O Circuit Type

Pin	Circuit type	Remarks
CKIN, ENS, FREQ1		CMOS hysteresis input
FREQ0		CMOS hysteresis input with pull-up resistor 50 kΩ (Typ)
XPD		CMOS hysteresis input with 50 kΩ + 800 kΩ (Typ) pull-up resistors Note : If "L" is input to XPD when the XPD function is selected, 50 kΩ pull-up resistor is disconnected.

(Continued)

(Continued)

Pin	Circuit type	Remarks
CKOUT		CMOS output “L” output at power down

5. Handling Devices

5.1 Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than V_{DD} or a voltage lower than V_{SS} is applied to an input or output pin or (b) a voltage higher than the rating is applied between V_{DD} pin and V_{SS} pin. The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

5.2 Handling unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

5.3 Power supply pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.

We recommend connecting electrolytic capacitor (about 10 μF) and the ceramic capacitor (about 0.01 μF) in parallel between V_{SS} pin and V_{DD} pin near the device, as a bypass capacitor.



5.4 Clock I/O circuit

Noise near the CKIN pin may cause the device to malfunction. Design the printed circuit board so that the wiring for the clock input does not intersect any other wiring.

Please pay attention so that an overshoot and an undershoot do not occur to an input clock of CKIN pin.

Design the printed circuit board that surrounds the CKIN and CKOUT pins with ground.

6. Block Diagram



A glitchless IDAC (current output D/A converter) provides precise modulation, thereby dramatically reducing EMI.

7. Pin Setting

When changing the pin setting, the stabilization wait time for the modulation clock required. The stabilization wait time for the modulation clock takes the maximum value of Lock-Up time in “[Electrical Characteristics](#) in AC Characteristics”.

ENS modulation enable setting

ENS	Modulation
L	No modulation
H	Modulation

Note : Spectrum does not spread when “L” is set to ENS. The clock with low jitter can be obtained.

FREQ0, FREQ1 frequency setting

FREQ0	FREQ1	Input frequency range
L	L	16.6 MHz to 40 MHz
L	H	66 MHz to 134 MHz
H	L	33 MHz to 67 MHz
H	H	40 MHz to 80 MHz

Note : It is set according to the frequency of the clock input to the device. Set FREQ0 pin to “H” for the pin opened because FREQ0 pin has pull-up resistor.

XPD power down setting


XPD	Power down
L	Power down
H	Normal operation

Note :

- When “L” is set to XPD pin, the power down operation is implemented and “L” is output to CKOUT pin. When “H” is input to XPD pin or XPD pin is opened, normal operation is implemented because the XPD pin has pull-up resistor.


Center spread

Spectrum is spread (modulated) by centering on the input frequency.



Down spread

Spectrum is spread (modulated) below the input frequency.




8. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V_{DD}	- 0.5	+ 4.0	V
Input voltage*	V_I	$V_{SS} - 0.5$	$V_{DD} + 0.5$	V
Output voltage*	V_O	$V_{SS} - 0.5$	$V_{DD} + 0.5$	V
Storage temperature	T_{ST}	- 55	+ 125	°C
Operation junction temperature	T_J	- 40	+ 125	°C
Output current	I_O	- 14	+ 14	mA
Overshoot	V_{IOVER}	—	$V_{DD} + 1.0$ ($t_{OVER} \leq 50$ ns)	V
Undershoot	V_{IUNDER}	$V_{SS} - 1.0$ ($t_{UNDER} \leq 50$ ns)	—	V

* : The parameter is based on $V_{SS} = 0.0$ V.

Warning: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



9. Recommended Operating Conditions


 $(V_{SS} = 0.0\text{ V})$

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Power supply voltage	V_{DD}	V_{DD}	—	3.0	3.3	3.6	V
“H” level input voltage	V_{IH}	CKIN, ENS, FREQ0, FREQ1, XPD	—	$V_{DD} \times 0.8$	—	$V_{DD} + 0.3$	V
“L” level input voltage	V_{IL}	CKIN, ENS, FREQ0, FREQ1, XPD	—	V_{SS}	—	$V_{DD} \times 0.2$	V
Input clock duty cycle	t_{DCI}	CKIN	16.6 MHz to 134 MHz	40	50	60	%
Operating temperature	T_a	—	—	- 40	—	+ 85	°C

Warning : The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



10. Electrical Characteristics

10.1 DC Characteristics

($T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Output voltage	V_{OH}	CKOUT	"H" level output $I_{OH} = -4\text{ mA}$	$V_{DD} - 0.5$	—	V_{DD}	V
	V_{OL}	CKOUT	"L" level output $I_{OL} = 4\text{ mA}$	V_{SS}	—	0.4	V
Output impedance	Z_O	CKOUT	16.6 MHz to 134 MHz	—	45	—	Ω
Input capacitance	C_{IN}	CKIN, ENS, FREQ0, FREQ1, XPD	$T_a = +25\text{ }^{\circ}\text{C}$, $V_{DD} = V_I = 0.0\text{ V}$, $f = 1\text{ MHz}$	—	—	16	pF
Load capacitance	C_L	CKOUT	16.6 MHz to 67 MHz	—	—	15	pF
			67 MHz to 100 MHz	—	—	10	
			100 MHz to 134 MHz	—	—	7	
Input Pull-up resistance	R_{PUE}	FREQ0	$V_{IL} = 0.0\text{ V}$	25	50	200	k Ω
	R_{PUP}	XPD		500	800	1200	
Power supply current	I_{CC}	V_{DD}	No load capacitance at 24 MHz output	—	4.0	6.0	mA
Power down current	I_{pd}	V_{DD}	Input clock stopping	—	10	—	μA


10.2 AC Characteristics

 (Ta = -40 °C to +85 °C, V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Input frequency	f _{in}	CKIN	—	16.6	—	134	MHz
Output frequency	f _{OUT}	CKOUT	—	16.6	—	134	MHz
Output slew rate	SR	CKOUT	Load capacitance 15 pF 0.4 V to 2.4 V	0.4	—	4.0	V/ns
Output clock duty cycle	t _{DCC}	CKOUT	1.5 V	40	—	60	%
Modulation frequency (Number of input clocks per modulation)	f _{MOD} (n _{MOD})	CKOUT	FREQ[1 : 0] = (00)	f _{in} /2640 (2640)	f _{in} /2280 (2280)	f _{in} /1920 (1920)	kHz (clks)
			FREQ[1 : 0] = (10)	f _{in} /4400 (4400)	f _{in} /3800 (3800)	f _{in} /3200 (3200)	
			FREQ[1 : 0] = (11)	f _{in} /5280 (5280)	f _{in} /4560 (4560)	f _{in} /3840 (3840)	
			FREQ[1 : 0] = (01)	f _{in} /8800 (8800)	f _{in} /7600 (7600)	f _{in} /6400 (6400)	
Lock-up time	t _{LK}	CKOUT	16.6 MHz to 80 MHz	—	2	5	ms
			80 MHz to 134 MHz	—	3	8	
Cycle-cycle jitter	t _{JC}	CKOUT	No load capacitance, Ta = +25 °C, V _{DD} = 3.3 V	—	—	100	ps-rms


Note : The modulation clock stabilization wait time is required after the power is turned on, the IC recovers from power saving, or after FREQ (frequency range) or ENS (modulation ON/OFF) setting is changed. For the modulation clock stabilization wait time, assign the maximum value for lock-up time.

<Definition of modulation frequency and number of input clocks per modulation>




MB88153A contains the modulation period to realize the efficient EMI reduction. The modulation period f_{MOD} depends on the input frequency and changes between $f_{MOD} (Min)$ and $f_{MOD} (Max)$. Furthermore, the average value of f_{MOD} equals the typical value of the electrical characteristics.


11. Output Clock Duty Cycle ($t_{dcc} = t_b/t_a$)




12. Input Frequency ($f_{in} = 1/t_{in}$)



13. Output Slew Rate (SR)




14. Cycle-cycle Jitter




15. Modulation Wave Form


- $\pm 1.5\%$ modulation rate, Example of center spread




- -1.0% modulation rate, Example of down spread



16. Lock-up Time




If the XPD pin is fixed at the “H” level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to CKIN pin) + (the lock-up time “ t_{LK} ”). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.



When XPD pin controls the power-down, stable clock is output from CKOUT pin after becoming XPD pin = “H” level (in the maximum after lock-Up time (t_{LK})).

(Continued)

(Continued)




When ENS pin is controlled for enable modulation, it is necessary for the stably clock output from CKOUT pin to wait lock-up time (t_{LK}) .

Note :

In the following cases, it is necessary for the stably clock output from CKOUT pin, to wait lock-up time (t_{LK}) .

- After releasing power-down
 - When you change other terminal settings
- Output frequency, output clock duty cycle, modulation frequency, and cycle-cycle jitter are not guaranteed until the output clock is stable. It is recommended to take procedure to release of reset after. lock-up time (t_{LK}) on the device using the modulation clock or etc.

17. Interconnection Circuit Example




18. Spectrum Example Characteristics

The condition of the examples of the characteristic is shown as follows: Input frequency = 20 MHz (Output frequency = 20 MHz), use for MB88153A-111.

Power-supply voltage = 3.3 V, None load capacity. Modulation rate = $\pm 1.5\%$ (center spread).


Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz (ATT use for -6 dB) .




19. Ordering Information

Part number	Modulation rate	Modulation type	Package	Remarks
MB88153APNF-G-100-JNE1	-1.0%	Down spread	8-pin plastic SOP (FPT-8P-M02)	
MB88153APNF-G-101-JNE1	-3.0%	Down spread		
MB88153APNF-G-110-JNE1	±0.5%	Center spread		
MB88153APNF-G-111-JNE1	±1.5%	Center spread		
MB88153APNF-G-100-JNEFE1	-1.0%	Down spread	8-pin plastic SOP (FPT-8P-M02)	Emboss taping (EF type)
MB88153APNF-G-101-JNEFE1	-3.0%	Down spread		
MB88153APNF-G-110-JNEFE1	±0.5%	Center spread		
MB88153APNF-G-111-JNEFE1	±1.5%	Center spread		
MB88153APNF-G-100-JNERE1	-1.0%	Down spread	8-pin plastic SOP (FPT-8P-M02)	Emboss taping (ER type)
MB88153APNF-G-101-JNERE1	-3.0%	Down spread		
MB88153APNF-G-110-JNERE1	±0.5%	Center spread		
MB88153APNF-G-111-JNERE1	±1.5%	Center spread		

20. Package Dimension

<p style="text-align: center;">8-pin plastic SOP</p>  <p style="text-align: center;">(FPT-8P-M02)</p>	Lead pitch	1.27 mm
	Package width × package length	3.9 × 5.05 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75 mm MAX
	Weight	0.06 g

8-pin plastic SOP
(FPT-8P-M02)



Top view dimensions:
 *1 5.05^{+0.25}/_{-0.20} (1.99^{+0.10}/_{-0.08})
 *2 3.90±0.30 (.154±.012) 6.00±0.40 (.236±.016)
 0.40(.016)
 1.27(.050)
 0.44±0.08 (.017±.003) ⊕ 0.13(.005) ⊙
 0.10(.004)

Lead detail dimensions:
 0.22^{+0.03}/_{-0.07} (.009^{+0.01}/_{-0.003})
 45°
 "A"

Details of "A" part:
 1.55±0.20 (.061±.008) (Mounting height)
 0.25(.010)
 0-8°
 0.50±0.20 (.020±.008)
 0.60±0.15 (.024±.006)
 0.15±0.10 (.006±.004) (Stand off)

Note 1) *1 : These dimensions include resin protrusion.
 Note 2) *2 : These dimensions do not include resin protrusion.
 Note 3) Pins width and pins thickness include plating thickness.
 Note 4) Pins width do not include tie bar cutting remainder.

© 2002 FUJITSU LIMITED F08004S-c-4-7

Dimensions in mm (inches).
 Note: The values in parentheses are reference values.

Document History Page

Spansion Number: DS04-29128-1Ea

Document Title: MB88153A Spread Spectrum Clock Generator Document Number: 002-08313				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TAOA	06/01/2007	Initial Release
*A	5569237	TAOA	12/29/2016	Updated to Cypress Template

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IoT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.