

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



3.3V ZERO DELAY CLOCK MULTIPLIER

IDT2308

FEATURES:

- Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency
- Distributes one clock input to two banks of four outputs
- Separate output enable for each output bank
- External feedback (FBK) pin is used to synchronize the outputs to the clock input
- Output Skew <200 ps
- Low jitter <200 ps cycle-to-cycle
- 1x, 2x, 4x output options (see table):
 - IDT2308-1 1x
 - IDT2308-2 1x, 2x
 - IDT2308-3 2x, 4x
 - IDT2308-4 2x
 - IDT2308-1H, -2H, and -5H for High Drive
- No external RC network required
- Operates at 3.3V VDD
- Available in SOIC and TSSOP packages

DESCRIPTION:

The IDT2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.


The IDT2308 has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the IDT2308 enters power down, and the outputs are tri-stated. In this mode, the device will draw less than 25µA.

The IDT2308 is available in six unique configurations for both pre-scaling and multiplication of the Input REF Clock. (See available options table.)

The PLL is closed externally to provide more flexibility by allowing the user to control the delay between the input clock and the outputs.

The IDT2308 is characterized for both Industrial and Commercial operation.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

OCTOBER 2016

PIN CONFIGURATION



SOIC/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max.	Unit
V _{DD}	Supply Voltage Range	-0.5 to +4.6	V
V _I ⁽²⁾	Input Voltage Range (REF)	-0.5 to +5.5	V
V _I	Input Voltage Range (except REF)	-0.5 to V _{DD} +0.5	V
I _{IK} (V _I < 0)	Input Clamp Current	-50	mA
I _{OK}	Terminal Voltage with Respect to GND (inputs V _{IH} 2.5, V _{IL} 2.5)	±50	mA
I _O	Continuous Output Current (V _O = 0 to V _{DD})	±50	mA
V _{DD} or GND	Continuous Current	±100	mA
T _A = 55°C (in still air) ⁽³⁾	Maximum Power Dissipation	0.7	W
T _{STG}	Storage Temperature Range	-65 to +150	°C
Operating Temperature	Commercial Temperature Range	0 to +70	°C
Operating Temperature	Industrial Temperature Range	-40 to +85	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

PIN DESCRIPTION

	Pin Number	Functional Description
REF	1	Input Reference Clock, 5 Volt Tolerant Input
CLKA1 ⁽¹⁾	2	Clock Output for Bank A
CLKA2 ⁽¹⁾	3	Clock Output for Bank A
V _{DD}	4	3.3V Supply
GND	5	Ground
CLKB1 ⁽¹⁾	6	Clock Output for Bank B
CLKB2 ⁽¹⁾	7	Clock Output for Bank B
S2 ⁽²⁾	8	Select Input, Bit 2
S1 ⁽²⁾	9	Select Input, Bit 1
CLKB3 ⁽¹⁾	10	Clock Output for Bank B
CLKB4 ⁽¹⁾	11	Clock Output for Bank B
GND	12	Ground
V _{DD}	13	3.3V Supply
CLKA3 ⁽¹⁾	14	Clock Output for Bank A
CLKA4 ⁽¹⁾	15	Clock Output for Bank A
FBK	16	PLL Feedback Input

NOTES:

- Weak pull down on all outputs.
- Weak pull ups on these inputs.

APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- Critical Path Delay Designs

FUNCTION TABLE⁽¹⁾ SELECT INPUT DECODING

S2	S1	CLK A	CLK B	Output Source	PLL Shut Down
L	L	Tri-State	Tri-State	PLL	Y
L	H	Driven	Tri-State	PLL	N
H	L	Driven	Driven	REF	Y
H	H	Driven	Driven	PLL	N

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level

AVAILABLE OPTIONS FOR IDT2308

Device	Feedback From	Bank A Frequency	Bank B Frequency
IDT2308-1	Bank A or Bank B	Reference	Reference
IDT2308-1H	Bank A or Bank B	Reference	Reference
IDT2308-2	Bank A	Reference	Reference/2
IDT2308-2	Bank B	2 x Reference	Reference
IDT2308-2H	Bank A	Reference	Reference/2
IDT2308-2H	Bank B	2 x Reference	Reference
IDT2308-3	Bank A	2 x Reference	Reference or Reference ⁽¹⁾
IDT2308-3	Bank B	4 x Reference	2 x Reference
IDT2308-4	Bank A or Bank B	2 x Reference	2 x Reference
IDT2308-5H	Bank A or Bank B	Reference/2	Reference/2

NOTE:


- Output phase is indeterminant (0° or 180° from input clock).

ZERO DELAY AND SKEW CONTROL

To close the feedback loop of the IDT2308, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the Output Load Difference Chart to calculate loading differences between the feedback output and remaining outputs. Ensure the outputs are loaded equally, for zero output-output skew.

REF TO CLKA/CLKB DELAY vs. OUTPUT LOAD DIFFERENCE BETWEEN FBK PIN AND CLKA/CLKB PINS



OUTPUT LOAD DIFFERENCE BETWEEN FBK PIN AND CLKA/CLKB PINS (pF)

OPERATING CONDITIONS-COMMERCIAL

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
VDD	Supply Voltage ^[2]		3	3.6	V
TA	Operating Temperature (Ambient Temperature)		0	70	°C
CL	Load Capacitance below 100MHz		—	30	pF
	Load Capacitance from 100MHz to 133MHz		—	15	pF
CIN	Input Capacitance ⁽¹⁾		—	7	pF

NOTES:

1. Applies to both REF and FBK.
2. The IDT2308 requires a monotonic ramp-up of the VDD supply during power up of the device.

DC ELECTRICAL CHARACTERISTICS-COMMERCIAL

Symbol	Parameter	Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
VIL	Input LOW Voltage Level		—	—	0.8	V	
VIH	Input HIGH Voltage Level		2	—	—	V	
IIL	Input LOW Current	VIN = 0V	—	—	50	µA	
IIH	Input HIGH Current	VIN = VDD	—	—	100	µA	
VOL	Output LOW Voltage	IoL = 8mA (-1, -2, -3, -4) IoL = 12mA (-1H, -2H, -5H)	—	—	0.4	V	
VOH	Output HIGH Voltage	IoH = -8mA (-1, -2, -3, -4) IoH = -12mA (-1H, -2H, -5H)	2.4	—	—	V	
IDD_PD	Power Down Current	REF = 0MHz (S2 = S1 = H)	—	—	12	µA	
IDD	Supply Current	Unloaded Outputs Select Inputs at VDD or GND	100MHz CLKA (-1, -2, -3, -4)	—	—	45	mA
			100MHz CLKA (-1H, -2H, -5H)	—	—	70	
			66MHz CLKA (-1, -2, -3, -4)	—	—	32	
			66MHz CLKA (-1H, -2H, -5H)	—	—	50	
			33MHz CLKA (-1, -2, -3, -4)	—	—	18	
			33MHz CLKA (-1H, -2H, -5H)	—	—	30	

SWITCHING CHARACTERISTICS - COMMERCIAL

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t ₁	Output Frequency	30pF Load, all devices	10	—	100	MHz
t ₁	Output Frequency	20pF Load, -1H, -2H, -5H Devices ⁽¹⁾	10	—	133.3	MHz
t ₁	Output Frequency	15pF Load, -1, -2, -3, -4 devices	10	—	133.3	MHz
	Duty Cycle = $t_2 \div t_1$ (-1, -2, -3, -4, -1H, -2H, -5H)	Measured at 1.4V, F _{OUT} = 66.66MHz 30pF Load	40	50	60	%
	Duty Cycle = $t_2 \div t_1$ (-1, -2, -3, -4, -1H, -2H, -5H)	Measured at 1.4V, F _{OUT} = 50MHz 15pF Load	45	50	55	%
t ₃	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	—	—	2.2	ns
t ₃	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	—	—	1.5	ns
t ₃	Rise Time (-1H, -2H, -5H)	Measured between 0.8V and 2V, 30pF Load	—	—	1.5	ns
t ₄	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	—	—	2.2	ns
t ₄	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	—	—	1.5	ns
t ₄	Fall Time (-1H, -5H)	Measured between 0.8V and 2V, 30pF Load	—	—	1.25	ns
t ₅	Output to Output Skew on same Bank (-1, -2, -3, -4)	All outputs equally loaded	—	—	200	ps
	Output to Output Skew (-1H, -2H, -5H)	All outputs equally loaded	—	—	200	ps
	Output Bank A to Output Bank B (-1, -4, -2H, -5H)	All outputs equally loaded	—	—	200	ps
	Output Bank A to Output Bank B Skew (-2, -3)	All outputs equally loaded	—	—	400	ps
t ₆	Delay, REF Rising Edge to FBK Rising Edge	Measured at V _{DD} /2	—	0	±250	ps
t ₇	Device to Device Skew	Measured at V _{DD} /2 on the FBK pins of devices	—	0	700	ps
t ₈	Output Slew Rate	Measured between 0.8V and 2V on -1H, -2H, -5H device using Test Circuit 2	1	—	—	V/ns
t _J	Cycle to Cycle Jitter (-1, -1H, -4, -5H)	Measured at 66.67 MHz, loaded outputs, 15pF Load	—	—	200	ps
		Measured at 66.67 MHz, loaded outputs, 30pF Load	—	—	200	
		Measured at 133.3 MHz, loaded outputs, 15pF Load	—	—	100	
t _J	Cycle to Cycle Jitter (-2, -2H, -3)	Measured at 66.67 MHz, loaded outputs, 30pF Load	—	—	400	ps
		Measured at 66.67 MHz, loaded outputs, 15pF Load	—	—	400	
t _{LOCK}	PLL Lock Time	Stable Power Supply, valid clocks presented on REF and FBK pins	—	—	1	ms

NOTE:

1. IDT2308-5H has maximum input frequency of 133.33 MHz and maximum output of 66.67MHz.

OPERATING CONDITIONS-INDUSTRIAL

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{DD}	Supply Voltage ^[2]		3	3.6	V
T _A	Operating Temperature (Ambient Temperature)		-40	+85	°C
C _L	Load Capacitance below 100MHz		—	30	pF
	Load Capacitance from 100MHz to 133MHz		—	15	pF
C _{IN}	Input Capacitance ⁽¹⁾		—	7	pF

NOTES:

1. Applies to both REF and FBK.
2. The IDT2308 requires a monotonic ramp-up of the V_{DD} supply during power up of the device.

DC ELECTRICAL CHARACTERISTICS-INDUSTRIAL

Symbol	Parameter	Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{IL}	Input LOW Voltage Level		—	—	0.8	V	
V _{IH}	Input HIGH Voltage Level		2	—	—	V	
I _{IL}	Input LOW Current	V _{IN} = 0V	—	—	50	μA	
I _{IH}	Input HIGH Current	V _{IN} = V _{DD}	—	—	100	μA	
V _{OL}	Output LOW Voltage	I _{OL} = 8mA (-1, -2, -3, -4) I _{OL} = 12mA (-1H, -2H, -5H)	—	—	0.4	V	
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA (-1, -2, -3, -4) I _{OH} = -12mA (-1H, -2H, -5H)	2.4	—	—	V	
I _{DD_PD}	Power Down Current	REF = 0MHz (S2 = S1 = H)	—	—	25	μA	
I _{DD}	Supply Current	Unloaded Outputs Select Inputs at V _{DD} or GND	100MHz CLKA (-1, -2, -3, -4)	—	—	45	mA
			100MHz CLKA (-1H, -2H, -5H)	—	—	70	
			66MHz CLKA (-1, -2, -3, -4)	—	—	32	
			66MHz CLKA (-1H, -2H, -5H)	—	—	50	
			33MHz CLKA (-1, -2, -3, -4)	—	—	18	
			33MHz CLKA (-1H, -2H, -5H)	—	—	30	



SWITCHING CHARACTERISTICS - INDUSTRIAL

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t ₁	Output Frequency	30pF Load, all devices	10	—	100	MHz
t ₁	Output Frequency	20pF Load, -1H, -2H, -5H Devices ⁽¹⁾	10	—	133.3	MHz
t ₁	Output Frequency	15pF Load, -1, -2, -3, -4 devices	10	—	133.3	MHz
	Duty Cycle = $t_2 \div t_1$ (-1, -2, -3, -4, -1H, -2H, -5H)	Measured at 1.4V, F _{OUT} = 66.66MHz 30pF Load	40	50	60	%
	Duty Cycle = $t_2 \div t_1$ (-1, -2, -3, -4, -1H, -2H, -5H)	Measured at 1.4V, F _{OUT} = 50MHz 15pF Load	45	50	55	%
t ₃	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	—	—	2.2	ns
t ₃	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	—	—	1.5	ns
t ₃	Rise Time (-1H, -2H, -5H)	Measured between 0.8V and 2V, 30pF Load	—	—	1.5	ns
t ₄	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	—	—	2.5	ns
t ₄	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	—	—	1.5	ns
t ₄	Fall Time (-1H, -5H)	Measured between 0.8V and 2V, 30pF Load	—	—	1.25	ns
t ₅	Output to Output Skew on same Bank (-1, -2, -3, -4)	All outputs equally loaded	—	—	200	ps
	Output to Output Skew (-1H, -2H, -5H)	All outputs equally loaded	—	—	200	ps
	Output Bank A to Output Bank B (-1, -4, -2H, -5H)	All outputs equally loaded	—	—	200	ps
	Output Bank A to Output Bank B Skew (-2, -3)	All outputs equally loaded	—	—	400	ps
t ₆	Delay, REF Rising Edge to FBK Rising Edge	Measured at V _{DD} /2	—	0	±250	ps
t ₇	Device to Device Skew	Measured at V _{DD} /2 on the FBK pins of devices	—	0	700	ps
t ₈	Output Slew Rate	Measured between 0.8V and 2V on -1H, -2H, -5H device using Test Circuit 2	1	—	—	V/ns
t _J	Cycle to Cycle Jitter (-1, -1H, -4, -5H)	Measured at 66.67 MHz, loaded outputs, 15pF Load	—	—	200	ps
		Measured at 66.67 MHz, loaded outputs, 30pF Load	—	—	200	
		Measured at 133.3 MHz, loaded outputs, 15pF Load	—	—	100	
t _J	Cycle to Cycle Jitter (-2, -2H, -3)	Measured at 66.67 MHz, loaded outputs, 30pF Load	—	—	400	ps
		Measured at 66.67 MHz, loaded outputs, 15pF Load	—	—	400	
t _{LOCK}	PLL Lock Time	Stable Power Supply, valid clocks presented on REF and FBK pins	—	—	1	ms


NOTE:

1. IDT2308-5H has maximum input frequency of 133.33 MHz and maximum output of 66.67MHz.


SWITCHING WAVEFORMS




All Outputs Rise/Fall Time



Output to Output Skew









Input to Output Propagation Delay



Device to Device Skew







TYPICAL DUTY CYCLE⁽¹⁾ AND I_{DD} TRENDS⁽²⁾ FOR IDT2308-1, 2, 3, AND 4



NOTES:

- Duty Cycle is taken from typical chip measured at 1.4V.
- I_{DD} data is calculated from $I_{DD} = I_{CORE} + nCVf$, where I_{CORE} is the Unloaded Current (n = Number of Outputs; C = Capacitance Load per Output (F); V = Voltage Supply(V); f = Frequency (Hz)).

TYPICAL DUTY CYCLE⁽¹⁾ AND I_{DD} TRENDS⁽²⁾ FOR IDT2308-1H, -2H, AND -5H




NOTES:

- Duty Cycle is taken from typical chip measured at 1.4V.
- I_{DD} data is calculated from $I_{DD} = I_{CORE} + nCfV$, where I_{CORE} is the Unloaded Current (n = Number of Outputs; C = Capacitance Load per Output (F); V = Voltage Supply(V); f = Frequency (Hz).


TEST CIRCUITS

TEST CIRCUIT 1



Test Circuit for all Parameters Except t_8

TEST CIRCUIT 1



Test Circuit for t_8 , Output Slew Rate On -1H, -2H, and -5H Device

Ordering Information

"G" after the two-letter package code are the Pb-Free configuration and are RoHS compliant.

"8" suffix denotes Tape and Reel packaging.

-1H, -2H, and -5H designate ZDB with High drive; all others are ZDB with Standard drive.

Part / Order Number	Shipping Packaging	Package	Temperature
2308-1DCG	Tubes	16-pin SOIC	0 to +70° C
2308-1DCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-1DCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-1DCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-1HDCG	Tubes	16-pin SOIC	0 to +70° C
2308-1HDCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-1HDCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-1HDCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-1HPGG	Tubes	16-pin TSSOP	0 to +70° C
2308-1HPGG8	Tape and Reel	16-pin TSSOP	0 to +70° C
2308-1HPGGI	Tubes	16-pin TSSOP	-40 to +85° C
2308-1HPGGI8	Tape and Reel	16-pin TSSOP	-40 to +85° C
2308-2DCG	Tubes	16-pin SOIC	0 to +70° C
2308-2DCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-2DCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-2DCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-2HDCG	Tubes	16-pin SOIC	0 to +70° C
2308-2HDCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-2HDCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-2HDCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-2HPGG	Tubes	16-pin TSSOP	0 to +70° C
2308-2HPGG8	Tape and Reel	16-pin TSSOP	0 to +70° C
2308-2HPGGI	Tubes	16-pin TSSOP	-40 to +85° C
2308-2HPGGI8	Tape and Reel	16-pin TSSOP	-40 to +85° C
2308-3DCG	Tubes	16-pin SOIC	0 to +70° C
2308-3DCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-3DCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-3DCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-4DCG	Tubes	16-pin SOIC	0 to +70° C
2308-4DCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-4DCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-4DCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-5HDCG	Tubes	16-pin SOIC	0 to +70° C
2308-5HDCG8	Tape and Reel	16-pin SOIC	0 to +70° C
2308-5HDCGI	Tubes	16-pin SOIC	-40 to +85° C
2308-5HDCGI8	Tape and Reel	16-pin SOIC	-40 to +85° C
2308-5HPGG	Tubes	16-pin TSSOP	0 to +70° C
2308-5HPGG8	Tape and Reel	16-pin TSSOP	0 to +70° C
2308-5HPGGI	Tubes	16-pin TSSOP	-40 to +85° C
2308-5HPGGI8	Tape and Reel	16-pin TSSOP	-40 to +85° C



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
www.idt.com/go/support