阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

P3P18S19B

Notebook LCD Panel EMI Reduction IC

Product Description

The P3P18S19B is a Versatile Spread Spectrum Frequency Modulator designed specifically for input clock frequencies from 20 to 40 MHz. (Refer to "Input Frequency and Modulation Rate" Table). The P3P18S19B reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of downstream clock and data dependent signals. The P3P18S19B allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The P3P18S19B modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'Spread Spectrum Clock Generation'.

The P3P18S19B uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.

Applications

The P3P18S19B is targeted towards EMI management for memory and LVDS interfaces in mobile graphic chipsets and high-speed digital applications such as PC peripheral devices, consumer electronics, and embedded controller systems.

Features

- FCC Approved Method of EMI Attenuation
- Provides up to 15 dB EMI Reduction
- Generates a Low EMI Spread Spectrum Clock and a Non-spread Reference Clock of the Input Frequency
- Optimized for Frequency Range from 20 to 40 MHz
- Internal Loop Filter Minimizes External Components and Board Space
- Low Inherent Cycle–to–Cycle Jitter
- Two Spread % Selections: -1.25% to -1.75%
- 3.3 V Operating Voltage
- CMOS Design
- Supports Notebook VGA and other LCD Timing Controller Applications
- Power Down Function for Mobile Application
- Available in 8-pin SOIC Package
- These Devices are Pb-Free and are RoHS Compliant




ON Semiconductor®

www.onsemi.com



SOIC-8 NB CASE 751

PIN CONFIGURATION



MARKING DIAGRAM



ABS = Specific Device Code A = Assembly Location

A = Assembly Location
 L = Wafer Lot
 Y = Year
 W = Work Week

= Pb–Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

Block Diagram




Figure 1. Block Diagram

Table 1. PIN DESCRIPTION

Pin#	Pin Name	Туре	Description	
1	XIN / CLKIN	I	Crystal Connection or external frequency input. This pin has dual functions. It can be connected to either an external crystal or an external reference clock.	
2	VSS	Р	Ground Connection. Connect to system ground.	
3	SRS	I	Spread range select. Digital logic input used to select frequency deviation (Refer to Spread Deviation Selection Table). This pin has an internal pullup resistor.	
4	ModOUT	0	Spread spectrum clock output. (Refer to Input Frequency and Modulation Rate Table and Spread Deviation Selection Table)	
5	REF	0	Non-modulated Reference clock output of the input frequency.	
6	PD#	I	Power down control pin. Pull LOW to enable Power–Down mode. This pin has an internal pull–up resistor.	
7	VDD	Р	Power Supply for the entire chip.	
8	XOUT	0	Crystal Connection. Input connection for an external crystal. If using an external reference, this pin must be left unconnected.	

Table 2. INPUT FREQUENCY AND MODULATION RATE

Part Number Input Frequency Rar		Output Frequency Range	Modulation Rate
P3P18S19B	20 MHz to 40 MHz	20 MHz to 40 MHz	Input Frequency / 512

Table 3. SPREAD DEVIATION SELECTION

Part Number	SRS	Spread Deviation
P3P18S19B	0	–1.25% (DOWN)
	1	-1.75% (DOWN)

P3P18S19B

Table 4. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
VDD, V _{IN}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
T _s	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22– A114–B)	2	KV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IL}	Input Low voltage	VSS - 0.3		0.8	V
V _{IH}	Input High voltage	2.0		VDD + 0.3	V
I _{IL}	Input Low current (inputs PD#, SRS)	-60.0		-20.0	μΑ
I _{IH}	Input High current			1.0	μΑ
I _{XOL}	X _{OUT} Output low current @ 0.4 V, VDD = 3.3 V		3		mA
I _{XOH}	X _{OUT} Output high current @ 2.5 V, VDD = 3.3 V		3		mA
V _{OL}	Output Low voltage VDD = 3.3 V, I _{OL} = 20 mA			0.4	V
V _{OH}	Output High voltage VDD = 3.3 V, I _{OH} = 20 mA	2.5			V
I _{CC}	Dynamic supply current normal mode	7.1		26.9	mA
	3.3 V and 25 pF probe loading	f _{IN – min}		f _{IN – max}	
I _{DD}	Static supply current standby mode		4.5		mA
V _{DD}	Operating Voltage		3.3		V
t _{ON}	Power up time (first locked clock cycle after power up)		0.18		mS
Z _{OUT}	Clock Output impedance		50		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 6. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
f _{IN}	Input Frequency	20		40	MHz
f _{OUT}	Output Frequency	20		40	MHz
t _{LH} *	Output Rise time (Measured from 0.8 V to 2.0 V)		0.66		nS
t _{HL} *	Output Fall time (Measured from 2.0 V to 0.8 V)		0.65		nS
t _{JC}	Jitter (Cycle-to-cycle)	-200		200	pS
t _D	Output Duty cycle	45	50	55	%

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 7. ORDERING INFORMATION

Part Number	Marking	Package Type	Temperature
P3P18S19BF-08SR	ABS	8 pin SOIC, TAPE & REEL, Pb Free	0°C to +70°C


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

^{*} t_{LH} and t_{HL} are measured into a capacitive load of 15 pF

P3P18S19B

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK**




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



mm SCALE 6:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative