## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## NB3N2302

### 3.3V / 5V 5MHz to 133MHz Frequency Multiplier and Zero Delay Buffer

## Description

The NB3N2302 is a versatile Zero Delay Buffer that operates from 5 MHz to 133 MHz with a 3.3 V or 5 V power supply. It accepts a reference input and drives a $\div 1$ and a $\div 2$ clock output. The NB3N2302 has an on-chip PLL which locks to the input reference clock presented on the REF_IN pin. The PLL feedback is required to be driven to the FBIN pin and can be obtained by connecting either the OUT1 or OUT2 pin to the FBIN pin.

The Function Select inputs control the various multiplier output frequency combinations as shown in Table 1.

## Features

- Output Frequency Range: 5 MHz to 133 MHz
- Two LVTTL/LVCMOS Outputs
- 65 ps Typical Jitter OUT2
- 115 ps Typical Jitter OUT1
- 25 ps Typical Output-to-Output Skew
- Operating Voltage Range: $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ or $5 \mathrm{~V} \pm 10 \%$
- Clock Multiplication of the Reference Input Frequency, See Table 1 for Options
- Packaged in 8-Pin SOIC
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ambient Operating Temperature Range
- Ideal for PCI-X and Networking Clocks
- These are $\mathrm{Pb}-$ Free Devices

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


2302 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

External feedback connection


Figure 1. Simplified Logic Diagram

NB3N2302


Figure 2. NB3N2302 Package Pinout (Top View) 8-pin SOIC (150 mil)

Table 1. CLOCK MULTIPLIER SELECT TABLE

| FBIN | FSO | FS1 | OUT1 | OUT2 | REF_IN Min (MHz) | REF_IN Max (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT1 | 0 | 0 | $2 \times \mathrm{REF}$ | REF | 5 | 66.5 |
| OUT1 | 1 | 0 | $4 \times \mathrm{REF}$ | $2 \times \mathrm{REF}$ | 5 | 33.25 |
| OUT1 | 0 | 1 | REF | REF / 2 | 10 | 133 |
| OUT1 | 1 | 1 | $8 \times \mathrm{REF}$ | $4 \times$ REF | 5 | 16.625 |
| OUT2 | 0 | 0 | $4 \times \mathrm{REF}$ | $2 \times \mathrm{REF}$ | 5 | 33.25 |
| OUT2 | 1 | 0 | $8 \times \mathrm{REF}$ | $4 \times$ REF | 5 | 16.625 |
| OUT2 | 0 | 1 | $2 \times$ REF | REF | 5 | 66.5 |
| OUT2 | 1 | 1 | $16 \times$ REF | $8 \times \mathrm{REF}$ | 5 | 8.3125 |

Table 2. PIN DESCRIPTION

| Pin \# | Pin <br> Name | Type |  |
| :---: | :---: | :---: | :--- |
| 1 | FBIN | LVCMOS/LVTTL <br> Input | Feedback Input: This input must be fed by one of the outputs (OUT1 or OUT2) to ensure <br> proper functionality. If the trace between FBIN and the output pin being used for feedback <br> is equal in length to the traces between the outputs and the signal destinations, then the <br> signals received at the destinations are synchronized to the REF signal input (REF_IN). |
| 2 | REF_IN | LVCMOS/LVTTL <br> Input | Reference Input: The output signals are synchronized to this signal. |
| 3 | GND | Power | Negative supply voltage; Connect to ground, 0 V |
| 4 | FS0 | LVCMOS/LVTTL <br> Input | Function Select Input: Tie to $V_{\text {DD }}$ (HIGH, 1) or GND (LOW, 0) as desired per Table 1. |
| 5 | FS1 | LVCMOS/LVTTL <br> Input | Function Select Input: Tie to $V_{\text {DD }}$ (HIGH, 1) or GND (LOW, 0) as desired per Table 1. |
| 6 | OUT1 | LVCMOS/LVTTL <br> Output | Output 1: The frequency of the signal provided by this pin is determined by the feedback <br> signal connected to FBIN, and the FSO:1 inputs (see Table 1). |
| 7 | VDD | Power | Positive supply voltage This pin should be bypassed with a 0.1 $\mu$ F decoupling capacitor. <br> Use ferrite beads to help reduce noise for optimal jitter performance. |
| 8 | OUT2 | LVCMOS/LVTTL <br> Output | Output 2: The frequency of the signal provided by this pin is one-half of the frequency of <br> OUT1. See Table 1. |

Table 3. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| ESD ProtectionHuman Body Model <br> Machine Model | $>2 \mathrm{kV}$ <br> $>200 \mathrm{~V}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Level 1 |
| Flammability Rating $\quad$ Oxygen Index | UL 94 V-O @ 0.125 in |
| Transistor Count | 6910 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD},} \mathrm{V}_{\mathrm{IN}}$ | Voltage on any pin | GND = 0 V |  | -0.5 to +7.0 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, $\begin{gathered}\text { Commercial } \\ \text { Industrial }\end{gathered}$ |  |  | $\begin{gathered} 0 \text { to }+70 \\ -40 \text { to }+85 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{B}}$ | Ambient Temperature under Bias |  |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{gathered} 0 \text { lfpm } \\ 500 \text { lfpm } \end{gathered}$ | $\begin{aligned} & \hline \text { SOIC-8 } \\ & \text { SOIC-8 } \end{aligned}$ | $\begin{aligned} & 190 \\ & 130 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation |  |  | 0.5 | W |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | (Note 2) | SOIC-8 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {SOL }}$ | Wave Solder Pb-Free |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
2. JEDEC standard multilayer board - 2S2P (2 signal, 2 power

Table 5. DC CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ or $5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current, 100 MHz Unloaded Outputs $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ |  |  |  |  |
| $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |$)$

Table 6. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$ or $5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 5)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency (Note 3) | 5 |  | 133 | MHz |
| fout | Output Frequency, OUT1 15 pF load | 10 |  | 133 | MHz |
| $t_{D}$ | Output Duty Cycle @ $1.4 \mathrm{~V}, 120 \mathrm{MHz}, 50 \%$ duty cycle in, 15 pF load | 40 | 50 | 60 | \% |
| $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | Output rise and fall times; 0.8 V to $2.0 \mathrm{~V}, 15 \mathrm{pF}$ load $\begin{array}{r}\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \% \\ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%\end{array}$ |  |  | $\begin{aligned} & 3.5 / 2.5 \\ & 2.5 / 1.5 \end{aligned}$ | ns |
| tincle $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | Input Clock rise and fall time (Note 4) |  |  | 10 | ns |
| tlock | PLL Lock Time, power supply stable |  |  | 1.0 | ms |
| $\mathrm{t}_{\mathrm{Jc}}$ | Cycle-to-cycle Jitter OUT1, fout $>30 \mathrm{MHz}$ <br>  OUT2, fout $>30 \mathrm{MHz}$ |  | $\begin{aligned} & 115 \\ & 65 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | ps |
| $t_{\text {DC }}$ | Die "Fave Away" Out Time. 33 MHz reference input suddenly stopped ( 0 MHz ). Number of cycles provided prior to output falling to $<16 \mathrm{MHz}$. | 100 |  |  | Clock Cycles |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation Delay, (Note 10) | -350 |  | 350 | ps |
| $\mathrm{t}_{\text {skew }}$ | Output-to-output skew; (Note 6) |  | 25 | 250 | ps |

3. Input frequency is limited by output frequency range and input to output frequency multiplication factor (which is determined by circuit configuration). See Table 1.
4. Longer input rise and fall time degrades skew and jitter performance.
5. All AC specifications are measured with a $50 \Omega$ transmission line, load terminated with $50 \Omega$ to 1.4 V .
6. Skew is measured at 1.4 V on rising edges, all outputs with equal loading.
7. Duty cycle is measured at 1.4 V .
8. 33 MHz reference input suddenly stopped ( 0 MHz ). Number of cycles provided prior to output falling to $<16 \mathrm{MHz}$.
9. Duty Cycle measured at 120 MHz . For 133 MHz , degrades to $35 / 65$ worst case.
10. While in lock, propagation delay is measured from REF_IN to OUT1 using < 1 in feedback trace, (See Figure 1).

## Overview

The NB3N2302 is a two-output zero delay buffer and frequency multiplier. It provides an external feedback path allowing maximum flexibility when implementing the Zero

Delay feature. This is explained further in the sections of this datasheet titled "How to Implement Zero Delay," and "Inserting Other Devices in Feedback Path."


Figure 3. Schematic / Suggested Layout

## How to Implement Zero Delay

Typically, Zero Delay Buffers (ZDBs) are used because a designer wants to provide multiple copies of a clock signal in phase with each other. The whole concept behind ZDBs is that the signals at the destination chips are all going HIGH at the same time as the input to the ZDB. In order to achieve this, layout must compensate for trace length between the ZDB and the target devices. The method of compensation is described as follows.

External feedback is the trait that allows for this compensation. The PLL on the ZDB causes the feedback signal to be in phase with the reference signal. When laying out the board, match the trace lengths between the output being used for feedback and the FBIN input to the PLL.

If it is desirable to either add a little delay, or slightly precede the input signal, this may also be implemented by either making the trace to the FBIN pin a little shorter or a little longer than the traces to the devices being clocked.

## Inserting Other Devices in Feedback Path

Another nice feature available due to the external feedback is the ability to synchronize signals to the signal coming from some other device. This implementation can be applied to any device (ASIC, multiple output clock buffer/driver, etc.) that is put into the feedback path.

Referring to Figure 4, if the traces between the ASIC/Buffer and the destination of the clock signal(s) are equal in length to the trace between the buffer and the FBIN pin, the signals at the destination(s) device is driven HIGH at the same time when the Reference clock provided to the ZDB goes HIGH. Synchronizing the other outputs of the ZDB to the outputs from the ASIC/Buffer is more complex however, as any propagation delay from the ZDB output to the ASIC/Buffer output must be accounted for.


Figure 4. Output Buffer in the Feedback Path

## Phase Alignment

In cases where OUT1 (i.e., the higher frequency output) is connected to FBIN input pin the output OUT2 rising edges may be either $0^{\circ}$ or $180^{\circ}$ phase aligned to the IN input waveform (as set randomly when the input and/or power is
supplied). If OUT2 is desired to be rising-edge aligned to the IN input's rising edge, then connect the OUT2 (i.e., the lowest frequency output) to the FBIN pin. This set-up provides a consistent input-output phase relationship.

## Output Duty Cycle



## Output Rise and Fall Times



Output - Output Skew


Input - Output Propagation Delay


Figure 5. Switching Waveforms

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB3N2302DG | SOIC-8 <br> (Pb-Free) | 98 Units / Rail |
| NB3N2302DR2G | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

[^0] Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

SOIC-8 NB
CASE 751-07
ISSUE AK

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (ili are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

