

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

Asahi KASEI MICRODEVICES

AKM

AK1547

4GHz Low Noise Integer-N Frequency Synthesizer

1. Overview

The AK1547 is an Integer-N PLL (Phase Locked Loop) frequency synthesizer, covering a wide range of frequency from 500MHz to 4GHz. Consisting of a highly accurate charge pump, a reference divider, a programmable divider and a dual-modulus prescaler (P/P+1), this product provides high performance, very low Phase Noise and small footprints.

An ideal PLL can be achieved by combining the AK1547 with the external loop filter and VCO (Voltage Controlled Oscillator). Access to the registers is controlled via a 3-wire serial interface. The operating supply voltage is from 2.7V to 5.5V, and the charge pump circuit and the serial interface can be driven by individual supply voltage.

2	2.	Features
Operating frequency :		500MHz to 4GHz
Programmable charge pump current :		650μA to 5200μA typical with 8steps
		The current range can be controlled by an external resistor.
Fast lock mode for improved lock time :		The programmable timer can switch two charge pump
		current setting.
Supply Voltage :		2.7 to 5.5 V (PVDD, AVDD pins)
Separate Charge Pump Power Supply :		PVDD to 5.5V (CPVDD pin)
Excellent Phase Noise :		-218dBc/Hz
On-chip lock detection feature of PLL :		Selectable Phase Frequency Detector (PFD) Output or
		Digital filtered lock detect
Package :		20pin QFN (0.5mm pitch, 4mm×4mm×0.75mm)
Operating temperature :		-40°C to 85°C

- Table of Contents -

1.	Overview	1
2.	Features	1
3.	Block Diagram	3
4.	Pin Functional Description and Assignments	4
5.	Absolute Maximum Ratings	6
6.	Recommended Operating Range	6
7.	Electrical Characteristics	7
8.	Block Functional Descriptions	11
9.	Register Map	17
10.	Function Description - Registers	19
11.	IC Interface Schematic	28
12.	Recommended Connection Schematic of Off-Chip Component	30
13.	Power-Up Timing Chart (Recommended Flow)	32
14.	Frequency setting Timing Chart (Recommended Flow)	33
15.	Typical Evaluation Board Schematic	34
16.	Outer Dimensions	35
17.	Marking	36

In this specification, the following notations are used for specific signal and register names.

[Name] : Pin name

- <Name> : Register group name (Address name)
- {Name} : Register bit name






Fig. 1 Block Diagram

4. Pin Functional Description and Assignments

No.	Name	I/O	Pin Functions	Power down (Note 1)	Remarks
1	CPVSS	G	Charge pump ground		
2	TEST1	DI	Test pin 1		Internal pull-down, Schmidt trigger input
3	AVSS	G	Analog ground		55 1
4	RFINN	AI	Complementary input to the RF Prescaler		
5	RFINP	AI	Input to the RF Prescaler		
6	AVDD	Р	Power supply for analog blocks		
7	NC				
8	REFIN	AI	Reference signal input		
9	PVSS	G	Peripherals ground		
10	TEST2	DI	Test pin 2		Internal pull-down, Schmidt trigger input
11	PDN	DI	Power down		Schmidt trigger input
12	CLK	DI	Serial clock input		Schmidt trigger input
13	DATA	DI	Serial data input		Schmidt trigger input
14	LE	DI	Load enable input		Schmidt trigger input
15	LD	DO	Lock detect output	"Low"	
16	PVDD	Р	Power supply for peripherals		
17	NC				
18	CPVDD	Р	Power supply for charge pump		
19	BIAS	AIO	Resistance pin for setting charge pump current		
20	CP	AO	Charge pump output	"Hi-Z"	

Table 1 Pin Functions


Note 1) "Power Down" means the state of [PDN]="Low" after power on.

The following table shows the meaning of abbreviations used in the "I/O" column.

AI: Analog input pin	AO: Analog output pin	AIO: Analog I/O pin	DI: Digital input pin
DO: Digital output pin	P: Power supply pin	G: Ground pin	



2. Pin Assignments






Fig. 2 Pin Assignments

5. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	VDD1	-0.3	6.5	V	[AVDD], [PVDD] (Note 1)
Supply Voltage	VDD2	-0.3	6.5	V	[CPVDD] (Note 1)
Ground Level	VSS1	0	0	V	[AVSS], [PVSS]
Ground Level	VSS2	0	0	V	[CPVSS]
Analog Input Voltage	VAIN	VSS1-0.3	VDD1+0.3	V	[RFINN], [RFINP], [REFIN] (Notes 1 & 2)
Digital Input Voltage	VDIN	VSS1-0.3	VDD1+0.3	V	[CLK], [DATA], [LE], [PDN], [TEST1], [TEST2] (Notes 1 & 2)
Input Current	IIN	-10	10	mA	
Storage Temperature	Tstg	-55	125	°C	

Table 2 Absolute Maximum Ratings

Note 1) 0V reference for all voltages.

Note 2) Maximum must not be over 6.5V.

Exceeding these maximum ratings may result in damage to the AK1547. Normal operation is not guaranteed at these extremes.

6. Recommended Operating Range

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Operating Temperature	Та	-40		85	°C	
	VDD1	2.7	5.0	5.5	V	Applied to the [AVDD],[PVDD] pins
Supply Voltage	VDD2	VDD1		5.5	V	Applied to the [CPVDD] pin

Table 3 Recommended Operating Range

Note 1) VDD1 and VDD2 can be driven individually within the Recommended Operating Range.

Note 2) All specifications are applicable within the Recommended Operating Range (operating temperature / supply voltage).



7. Electrical Characteristics

1. Digital DC Characteristics

Table 4 Digital DC Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
High level input voltage	Vih		0.8×VDD1			V	Note 1)
Low level input voltage	Vil				0.2×VDD1	V	Note 1)
High level input current 1	lih1	Vih = VDD1=5.5V	-1		1	μΑ	Note 2)
High level input current 2	lih2	Vih = VDD1=5.5V	27	55	110	μΑ	Note 3)
Low level input current	lil	Vil = 0V, VDD1=5.5V	-1		1	μΑ	Note 1)
High level output voltage	Voh	loh = -500μA	VDD1-0.4			V	Note 4)
Low level output voltage	Vol	lol = 500μA			0.4	V	Note 4)

Note 1) Applied to the [CLK], [DATA], [LE], [PDN], [TEST1] and [TEST2] pins.

Note 2) Applied to the [CLK], [DATA], [LE] and [PDN] pins.

Note 3) Applied to the [TEST1] and [TEST2] pins.

Note 4) Applied to the [LD] pin.

2. Serial Interface Timing

<Write-In Timing>




Fig. 3 Serial Interface Timing Chart

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks		
Clock L level hold time	Tcl	25			ns			
Clock H level hold time	Tch	25			ns			
Clock setup time	Tcsu	10			ns			
Data setup time	Tsu	10			ns			
Data hold time	Thd	10			ns			
LE setup time	Tlesu	10			ns			
LE pulse width	Tle	25			ns			

Table 5 Serial Interface Timing

3. Analog Circuit Characteristics

The resistance of $27k\Omega$ is connected to the [BIAS] pin.

VDD1=2.7V to 5.5V, VDD2=VDD1 to 5.5V, -40°C≤Ta≤85°C, unless otherwise specified.

Parameter	Min.	Тур.	Max.	Unit	Remarks			
RF Characteristics								
Input Sensitivity	-10		0	dBm				
Input Frequency	500		4000	MHz				
	REFIN C	Characte	ristics					
Input Sensitivity	0.4		VDD1	Vpp				
Input Frequency	5		104	MHz				
Maximum Allowable Prescaler Output Frequency			125	MHz				
	Phas	se Detec	tor					
Phase Detector Frequency			55	MHz				
	Cha	arge Pum	р					
Charge Pump Maximum Value		5200		μΑ				
Charge Pump Minimum Value		650		μΑ				
Icp TRI-STATE Leak Current		1		nA	0.6≤Vcpo≤VDD2-0.7, Ta=25°C			
Mismatch between Source and Sink Currents (Note 1)			10	%	Vcpo=VDD2/2, Ta=25°C			
Icp vs. Vcpo (Note 2)			15	%	0.5≤Vcpo≤VDD2-0.5, Ta=25°C			
Current Consumption								
IDD1			10	μΑ	[PDN]="0" or {PD1}=1			
IDD2 (Note3, Note4)		12	18	mA	[PDN]="1", {PD1}=0, IDD for VDD1			
IDD3 (Note3)		0.8	1.6	mA	[PDN]="1", {PD1}=0, IDD for VDD2			

Note 1) Mismatch between Source and Sink Currents : [(|Isink|-|Isource|)/{((|Isink|+|Isource|)/2}]×100 [%]

Note 2) See "Charge Pump Characteristics - Voltage vs. Current". Vcpo is the output voltage at [CP].

Icp vs. Vcpo : [{1/2×(|I1|-|I2|)}/{1/2×(|I1|+|I2|)}]×100 [%]

Note 3) When [PDN] = "1" and {PD1}=0, the total power supply current of the AK1547 is "IDD2+IDD3+ Charge pump current".

Note 4) RFIN=4GHz,5dBm input, REFIN=100MHz, 10dBm input, PRESCALER=32, Phase Detector Frequency=1MHz



Resistance Connected to the BIAS Pin for Setting Charge Pump Output Current

Parameter	Min.	Тур.	Max.	Unit	Remarks
BIAS resistance	22	27	33	kΩ	




Fig. 4 Charge Pump Characteristics - Voltage (Vcpo) vs. Current (Icp)



8. Block Functional Descriptions

1. Frequency Setup

The following formula is used to calculate the frequency setting for the AK1547.

Frequenc	Frequency setting (external VCO output frequency) = $F_{PFD} \times N$						
Where :							
	Ν	: Dividing number N = [(P \times B) + A]					
	F_{PFD}	: Phase detector frequency F_{PFD} = [REFIN] pin input frequency / R counter dividing number					
	Р	: Prescaler Value (See < Address2>:{Pre[1:0]})					
	В	: B (Programmable) counter value (See <address1>:{B[12:0]})</address1>					
	А	: A (Swallow) counter value (See <address1>:{A[5:0]})</address1>					

Calculation example

The output frequency of external reference frequency oscillator is 10MHz, and F_{PFD} is 200kHz and VCO frequency is 2460MHz.

AK1547 setting :

R (Reference counter)=1000000/200000 = 50 (<Address0>:{R[13:0]}= "50")

P=32 (<Address2>:{PRE[1:0]}="10Bin")

B=384 (<Address1>:{B[12:0]}="384")

A=12 (<Address1>:{A[5:0]}="12")

Frequency setting = $200kHz \times [(32 \times 384) + 12] = 2460MHz$

Lower limit for setting consecutive dividing numbers

In AK1547, it is impossible to set consecutive dividing numbers below the lower limit. The lower limit, N_{min} , depends on the Prescaler setting, and can be calculated by the following formula;

 $N_{min}=P^2-P$

The dividing number below N_{min} can't be set for succession. For example, in the case of P=16, 240 and over can be set as consecutive dividing number.

2. Charge Pump, Loop Filter

The current setting of charge pump can switch with the built-in timer for Fast Lock.




Fig. 5 Loop Filter Schematic

The charge pump current for normal operation (CP1) is determined by the setting in {CP1[2:0]}, which is a 3-bit address of {D[15:13]} in <Address2> and a value of the resistance connected to the [BIAS] pin. The charge pump current for the Fast Lock Up mode operation (CP2) is determined by the setting in {CP2[2:0]}, which is a 3-bit address of D[18:16] in <Address2> and a value of the resistance connected to the [BIAS] pin.

The following formula shows the relationship among the resistance value, the register setting and the electric current value.

charge pump minimum current (Icp_min) [A] =17.46 / Resistance connected to the BIAS pin [Ω] charge pump current (Icp) [A] = Icp_min [A] × ({CP1} or {CP2} setting +1)

The allowed value range for the resistance connected to the [BIAS] pin is from 22 to $33k\Omega$ for both normal and Fast Lock Up mode operations.

3. Fast Lock Up Mode

Setting {FAST[1:0]} in <Address2> to "11Bin" and {CPGAIN} in <Address1> to "1" enables the Fast Lock Up mode for the AK1547.

The Fast Lock Up mode is enabled only during the time period set by the timer according to the counter value in {TIMER[3:0]} in <Address2>. The charge pump current is set to the value specified by {CP2}. When the specified time period elapses, the Fast Lock Up mode operation is switched to the normal operation. And {CPGAIN} in <Address1> is reset to "0".

{TIMER[3:0]} in <Address2> is used to set the time period for this mode. The following formula is used to calculate the time period :

Switchover time = $1 / F_{PFD} \times \text{Counter Value}$ Counter Value = $3 + (\text{Timer}[3:0] \text{ setting } \times 4)$




Fig. 6 Fast Lock Up Mode Timing Chart



4. Lock Detect

Lock detect output can be selected by {LD[2:0]} in <Address2>. When {LD} is set to "101Bin", the phase detector outputs an un-manipulated phase detection(comparison) result. (This is called "analog lock detect".) When {LD} is set to "001Bin", the lock detect signal is output according to the on-chip logic. (This is called "digital lock detect".)


The lock detect can be done as following (Case of R>1):

The [LD] pin is in unlocked state (which outputs "Low") when a frequency setup is made.


In the digital lock detect, the [LD] pin outputs "High" (which means the locked state) when a phase error smaller than a cycle of [REFIN] clock (T) is detected for N times consecutively. When a phase error larger than T is detected for N times consecutively while the [LD] pin outputs "High", then the [LD] pin outputs "Low" (which means the unlocked state). The counter value N can be set by {LDP} in <Address0>. The N is different between "unlocked to locked" and "locked to unlocked".

Table 6 Lock Detect Precision						
{LDP}	unlocked to locked	locked to unlocked				
0	N=15	N=3				
1	N=31	N=7				

The lock detect signal is shown below:



Case of "R = 1'



Case of "R > 1"

Fig. 7 Digital Lock Detect Operations






Fig. 8 Unlock to Lock Operation Flow







5. Reference counter

The reference input can be set with a dividing number in the range of 1 to 16383 using {R [13:0]}, which is a 14-bit address of {D[13:0]} in <Address0>. 0 cannot be set as a dividing number.

6. Prescaler

The dual modulus prescaler (P/P + 1) and the swallow counter are used to provide a large dividing ratio. The prescaler is set by {PRE[1:0]}, which is a 2-bit latch of {D[21:20]} in <Address2>.

> {PRE[1:0]}="00Bin", P=8, Dual modulus prescaler 8/9 {PRE[1:0]}="01Bin", P=16, Dual modulus prescaler 16/17 {PRE[1:0]}="10Bin", P=32, Dual modulus prescaler 32/33 {PRE[1:0]}="11Bin", P=64, Dual modulus prescaler 64/65

The Maximum Allowable Prescalor Output Frequency is 125MHz. "P" must be set as "RF Input Frequency/P≦ 125MHz".

7. Power-down and Power-save mode

It is possible to operate in the power-down or power-save mode if necessary by using the external control pin.

Power On

Follow the power-up sequence.

Normal Operation

Table 7 Power-down and Power-save mode

ſ		<addr< th=""><th>ess2></th><th>Function</th></addr<>	ess2>	Function
	[PDN]	{PD2}	{PD1}	Function
ſ	"Low"	x x		Power Down
	"High"	Х	0	Normal Operation
	"High"	0	1	Asynchronous Power Down
	"High"	1	1	Synchronous Power Down

X : Don't care ("0" is recommended)



9. Register Map

Name	Data	Add	ress
R Counter		0	0
N Counter (A and B)	D21 - D0	0	1
Function	D21 - D0	1	0
Initialization		1	1

Name	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Addr ess
R Count	0	0	0	LDP	0	0	0	0	R [13]	R [12]	R [11]	R [10]	R [9]	R [8]	R [7]	R [6]	R [5]	R [4]	R [3]	R [2]	R [1]	R [0]	0x0
N Count	0	0	CP GAIN	B [12]	B [11]	B [10]	B [9]	B [8]	B [7]	B [6]	B [5]	B [4]	B [3]	B [2]	B [1]	B [0]	A [5]	A [4]	A [3]	A [2]	A [1]	A [0]	0x1
Func.	PRE [1]	PRE [0]	PD2	CP2 [2]	CP2 [1]	CP2 [0]	CP1 [2]	CP1 [1]	CP1 [0]	TIME R [3]	TIME R [2]	TIME R [1]	TIME R [0]	FAST [1]	FAST [0]	CP HiZ	CP POLA	LD [2]	LD [1]	LD [0]	PD1	CNTR RST	0x2
Initial.	PRE [1]	PRE [0]	PD2	CP2 [2]	CP2 [1]	CP2 [0]	CP1 [2]	CP1 [1]	CP1 [0]	TIME R [3]	TIME R [2]	TIME R [1]	TIME R [0]	FAST [1]	FAST [0]	CP HiZ	CP POLA	LD [2]	LD [1]	LD [0]	PD1	CNTR RST	0x3



Notes for writing into registers

After powers on AK1547, the initial registers value are not defined. It is required to write the data in all addresses in order to commit it.

[Examples of writing into registers]

(Ex. 1) Power-On

- Bring [PDN] to "0 (Low)"
- Apply VDD
- Program Address0, Address1 and Address2 ({PD1}="1" is recommended)
- Bring [PDN] to "1 (High)"
- Program {PD1} in Address2 to "0"

(Ex. 2) Changing frequency settings : Initialization

- Program Address3
- Program Address1

(Ex. 3) Changing frequency settings : Counter reset

- Program Address2. As part of this, load "1" to both {PD1} and {CNTR_RST}.
- Program Address1
- Program Address2. As part of this, load "0" to both {PD1} and {CNTR_RST}.

(Ex. 4) Changing frequency settings : PDN pin method

- Bring [PDN] to "0 (Low)"
- Program Address1
- Bring [PDN] to "1 (High)"



10. Function Description - Registers

< Address0 : R Counter >

D[21:19]	D18	D[17:14]	D[13:0]	Address
0	LDP	0	R[13:0]	00

D[21:19], D[17:14] : These bits are set to the following for normal operation

D21	D20	D19	D17	D16	D15	D14
0	0	0	0	0	0	0

LDP : Lock Detect Precision

The counter value for digital lock detect can be set.

D18	Function	Remarks					
0	15 times Count	unlocked to locked					
0	3 times Count	locked to unlocked					
4	31 times Count	unlocked to locked					
I	7 times Count	locked to unlocked					



R[13:0] : Reference clock division number

The following settings can be selected for the reference clock division.

The allowed range is 1 (1/1 division) to 16383 (1/16383 division). 0 cannot be set.

The maximum frequency for F_{PFD} is 55MHz.

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function	Remarks
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Prohibited
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1/1 division	
0	0	0	0	0	0	0	0	0	0	0	0	1	0	1/2 division	
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1/3 division	
0	0	0	0	0	0	0	0	0	0	0	1	0	0	1/4 division	
	DATA														
1	1	1	1	1	1	1	1	1	1	1	1	0	1	1/16381 division	
1	1	1	1	1	1	1	1	1	1	1	1	1	0	1/16382 division	
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1/16383 division	



< Address1 : N Counter >

D[21:20]	D19	D[18:6]	D[5:0]	Address
0	CPGAIN	B[12:0]	A[5:0]	01

D21, D20 : These bits are set to the following for normal operation

D21	D20
0	0

CPGAIN : Sets the charge pump current

When {FAST[1:0]} is NOT "11Bin" :

D19	Function	Remarks
0	CP1 is enabled	
1	CP2 is enabled	

When {FAST[1:0]} is "11Bin" :

D19	Function	Remarks
0	CP1 is enabled	
1	CP2 is enabled during	Fast Lock Up Mode
I	switchover time	Fasi Lock op Mode

B[12:0] : B (Programmable) counter value

D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	Function	Remarks
0	0	0	0	0	0	0	0	0	0	0	0	0	0	Prohibited
0	0	0	0	0	0	0	0	0	0	0	0	1	1 Dec	Prohibited
0	0	0	0	0	0	0	0	0	0	0	1	0	2 Dec	Prohibited
0	0	0	0	0	0	0	0	0	0	0	1	1	3 Dec	
	DATA													
1	1	1	1	1	1	1	1	1	1	1	0	1	8189 Dec	
1	1	1	1	1	1	1	1	1	1	1	1	0	8190 Dec	
1	1	1	1	1	1	1	1	1	1	1	1	1	8191 Dec	



A[5:0] : A (Swallow) counter value

D5	D4	D3	D2	D1	D0	Function	Remarks
0	0	0	0	0	0	0	
0	0	0	0	0	1	1 Dec	
0	0	0	0	1	0	2 Dec	
0	0	0	0	1	1	3 Dec	
		DA	ΤA				
1	1	1	1	0	1	61 Dec	
1	1	1	1	1	0	62 Dec	
1	1	1	1	1	1	63 Dec	

* Requirements for A[5:0] and B[12:0]

The data at A[5:0] and B[12:0] must meet the following requirements:

 $A[5:0] \ge 0, B[12:0] \ge 3, B[12:0] \ge A[5:0]$

See "Frequency Setup" in section "Block Functional Descriptions" for details of the relationship between a frequency division number N and the data at A[5:0] and B[12:0].



< Address2 : Function >

D[21:20]	D19	D[18:16]	D[15:13]	D[12:9]	D[8:7]
PRE[1:0]	PD2	CP2[2:0]	CP1[2:0]	TIMER[3:0]	FAST[1:0]

D6	D5	D[4:2]	D1	D0	Address
CPHIZ	CPPOLA	LD[2:0]	PD1	CNTR_RST	02

PRE[1:0] : Selects a dividing ratio for the prescaler

The prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 125MHz.

D21	D20	Function	Remarks			
0	0	P=8, Dual modulus prescaler 8/9				
0	1	P=16, Dual modulus prescaler 16/17				
1	0	P=32, Dual modulus prescaler 32/33				
1	1	P=64, Dual modulus prescaler 64/65				

PD2, PD1 : Power Down Select

(0)		<addr< th=""><th>ess2></th><th>Function</th></addr<>	ess2>	Function			
(PC	נאל	{PD2}	{PD1}	Function			
"Lo	w"	Х	Х	Power Down			
"Hiợ	gh"	Х	0	Normal Operation			
"Hiợ	gh"	0	1	Asynchronous Power Down			
"Hię	gh"	1	1	Synchronous Power Down			

X : Don't care ("0" is recommended)

{PD2}=1 and {PD1}=1 : All circuits powers down at the timing when the Phase detector frequency signal reverses.

{PD2}=0 and {PD1}=1 : All circuits goes into Power Down during the rise up of LE signal that latches "1" into {PD1}.

The registers can be written even in [PDN]=0.



CP2[2:0] : Charge pump current setting 2

CP1[2:0] : Charge pump current setting 1

AK1547 provides two setting for charge pump current. They can be set by {CP1} and {CP2}. The following formula shows the relationship among the resistance value, the register setting and the electric current.

Charge pump minimum current (Icp_min)[A] = 17.46 / Resistance connected to the BIAS pin [Ω] Charge pump current (Icp) [A] = Icp_min [A] × ({CP1} or {CP2} setting +1)

The following table shows the typical lcp for each status.

D18	D17	D16	Bi	as Resistan	се	Domoska
D15	D14	D13	33 kΩ	27 kΩ	22 kΩ	Remarks
0	0	0	529	647	794	
0	0	1	1058	1293	1587	
0	1	0	1587	1940	2381	
0	1	1	2116	2587	3175	
1	0	0	262.7	3233	3968	
1	0	1	3175	3880	4762	
1	1	0	3704	4527	5555	
1	1	1	4233	5173	6349	

Icp (typical)

[Unit : µA]

TIMER[3:0] : Sets the switchover time for CP2-to-CP1

This is enabled when {FAST[1:0]} is "11Bin" and {[CPGAIN}="1".

The charge pump current is set into value {CP2[2:0]} designate during switchover time. It goes to be

 $\{\mbox{CP1[2:0]}\}$ setting value after the time out.

The following formula shows the relationship between the switchover time and the counter value.

Switchover time = $1 / F_{PFD} \times Counter Value$ Counter Value = $3 + Timer[3:0] \times 4$



D12	D11	D10	D9	Function	Remarks
0	0	0	0	3 Counts	
0	0	0	1	7 Counts	
0	0	1	0	11 Counts	
0	0	1	1	15 Counts	
0	1	0	0	19 Counts	
0	1	0	1	23 Counts	
0	1	1	0	27 Counts	
0	1	1	1	31 Counts	
1	0	0	0	35 Counts	
1	0	0	1	39 Counts	
1	0	1	0	43 Counts	
1	0	1	1	47 Counts	
1	1	0	0	51 Counts	
1	1	0	1	55 Counts	
1	1	1	0	59 Counts	
1	1	1	1	63 Counts	

The following table shows the relationship between counter value and {TIMER[3:0]}.

FAST[1:0] : Enables or disables the Fast Lock mode

When {FAST[1:0]} is "11Bin", {CPGAIN} of function latch is the Fast Lock mode bit. When Fast Lock is enabled, charge pump current is set to the value of {CP2} setting during the switchover time under the control of the timer counter. After the timeout, {CPGAIN} is reset into "0" and charge pump current goes to be {CP1} setting value.

D8	D7	{CPGAIN}	Function	Remarks
x	0	0	CP1 is enabled	
^	0	1 CP2 is enabled		
0	4	0	CP1 is enabled	
0	1	1	CP2 is enabled	
		0	CP1 is enabled	
1	1	1	CP2 is enabled during	Fast Lock Up Mode. {CPGAIN}
		1	switchover time	is reset to "0" after timeout.




CPHIZ : TRI-STATE output setting for charge pump

D6	Function	Remarks
0	Charge pumps are activated.	Use this setting for normal operation.
1	TRI-STATE	Note 1)

Note 1) The charge pump output is turned OFF and put in the high-impedance (Hi-Z) state.

CPPOLA : Selects positive or negative output polarity for CP1 and CP2



LD : Selects output from [LD] pin

D4	D3	D2	Function	Remarks
0	0	0	DVSS	
0	0	1	Digital lock detect	
0	1	0	N divider output	
0	1	1	DVDD	
1	0	0	R divider output	
1	0	1	Analog lock detect	Open Drain
1	1	0	DVSS	
1	1	1	DVSS	



CNTR_RST : Counter Reset

D0	Function	Remarks
0	Normal operation	
1	R and N counters are reset.	

< Address3 : Initialization >

This function is same as <Address2>.

When this register is accessed, the following occurs :

- Address2 is loaded.
- An internal pulse resets the R counter, N counter and {TIMER} settings to load-state conditions, and also charge pump to Tri-state.
- Writing Address1 activates the R and N counter, {TIMER} and charge pump. {TIMER} is enabled when {FAST}="11Bin" and {CPGAIN}="1".




11. IC Interface Schematic

No.	Pin name	I/O	<mark>R0(Ω)</mark>	Cur(μA)	Function
11	PDN	Ι	300		Digital input pin
12	CLK	Ι	300		
13	DATA	Ι	300		RO
14	LE	Ι	300		
	ſ				
2	TEST1	I	300		Digital input pin (Pull-Down)
10	TEST2	Ι	300		
15	LD	0			Digital output pin
				-	
8	REFIN	I	300		Analog input pin
19	BIAS	10	300		Analog input/output pin


No.	Pin name	I/O	R0(Ω)	Cur(µA)	Function
20	СР	0			Analog output pin
4	RFINN	I	12k	20	Analog input pin (RF input pin)
5	RFINP	I	12k	20	Ŷ Ê

12. Recommended Connection Schematic of Off-Chip Component


1. Power Supply Pins



2. TEST1, TEST2





3. REFIN




5. BIAS

4. RFINP、RFINN







Note2) When VDD1,VDD2 and PDN are synchronously powered up, internal sequence circuit is not initialized. So the circuit starts working on undefined status. Therefore, register {PD1} must be set to "1" before register setting.

Fig. 11 Power Up Sequence (VDD1/VDD2/PDN synchronous power-up)






Fig. 102 Frequency settings (controlled by {PD1})




Fig. 113 Frequency settings (controlled by INITIAL register)

注) The function of Address3 is the same as Address2. Before writing in Address3, be sure to set {PD1}=0. Access to Address3 resets CP to Hi-Z, then set Address0 and 1. Access to Address1 restarts CP to operating.

15. Typical Evaluation Board Schematic




Fig. 124 Typical Evaluation Board Schematic

- Note1) Although it is no problem that both of [TEST1] and [TEST2] are open, it is recommended that they should be connected to ground.
- Note2) Although it is no problem that exposed pad at the center of the backside is open, it is recommended that it should be connected to ground.






Fig. 135 Outer Dimensions



17. Marking

- a. Style : QFN
- b. Number of pins :
- c. A1 pin marking :
- d. Product number : 1547
- e. Date code : YWWL (4 digits)


20

٠

Y : Lower 1 digit of calendar year

(Year 2012-> 2, 2013-> 3 ...)

- WW : Week
- L : Lot identification, given to each product lot which is made in a week (A, B, C...)
 - \rightarrow LOT ID is given in alphabetical order



IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components_{Note1}) in any safety, life support, or other hazard related device or system_{Note2}), and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise
places the product with a third party, to notify such third party in advance of the above content and
conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold
AKM harmless from any and all claims arising from the use of said product in the absence of such
notification.

Asahi**KASEI**

•Related Parts

Part#	Discription	Comments					
Mixer		· · · · · · · · · · · · · · · · · · ·					
AK1220	100MHz~900MHz High Linearity Down Conversion Mixer	IIP3:+22dBm					
AK1222	100MHz~900MHz Low Power Down Conversion Mixer	IDD:2.9mA					
AK1224	100MHz~900MHz Low Noise, High Liniarity Down Conversion Mixer	NF:8.5dB, IIP3:+18dBm					
AK1228	10MHz~2GHz Up/Down Conversion Mixer	3V Supply, NF:8.5dB					
AK1221	0.7GHz~3.5GHz High Linearity Down Conversion Mixer	IIP3:+25dBm					
AK1223	3GHz~8.5GHz High Linearity Down Conversion Mixer	IIP3:+13dB, NF:15dB					
PLL Synthe	sizer						
AK1541	20MHz~600MHz Low Power Fractional-N Synthesizer	IDD:4.6mA					
AK1542A	20MHz~600MHz Low Power Integer-N Synthesizer	IDD:2.2mA					
AK1543	400MHz~1.3GHz Low Power Fractional-N Synthesizer	IDD:5.1mA					
AK1544	400MHz~1.3GHz Low Power Integer-N Synthesizer	IDD:2.8mA					
AK1590	60MHz~1GHz Fractional-N Synthesizer	IDD:2.5mA					
AK1545	0.5GHz~3.5GHz Integer-N Synthesizer	16-TSSOP					
AK1546	0.5GHz~3GHz Low Phase Noise Integer-N Synthesizer	Normalized C/N:-226dBc/Hz					
AK1547	0.5GHz~4GHz Integer-N Synthesizer	5V Supply					
AK1548	1GHz~8GHz Low Phase Noise Integer-N Synthesizer	Normalized C/N:-226dBc/Hz					
IFVGA							
AK1291	100~300MHz Analog Signal Control IF VGA w/ RSSI	Dynamic Range:30dB					
integrated VCO							
AK1572	690MHz~4GHz Down Conversion Mixer with FracN PLL and VCO	IIP3:24dBm, -111dBc/Hz@100kHz					
AK1575	690MHz~4GHz Up Conversion Mixer with FracN PLL and VCO	IIP3:24dBm, -111dBc/Hz@100kHz					
IF Reciever (2nd Mixer + IF BPF + FM Detector)							
AK2364	Built-in programmable AGC+BPF, FM detector IC	IFBPF:±10kHz ~ ±4.5kHz					
AK2365A	Built-in programmable AGC+BPF, IFIC	IFBPF:±7.5kHz ~ ±2kHz					
Analog BB for PMR/LMR							
AK2345C	CTCSS Filter, Encoder, Decoder	24-VSOP					
AK2360/ AK2360A	Inverted frequency(3.376kHz/3.020kHz) scrambler	8-SON					
AK2363	MSK Modem/DTMF Receiver	24-QFN					
AK2346B	0.3-2.55/3.0kHz Analog audio filter,	24-VSOP					
AK2346A	Emphasis, Compandor, scrambler, MSK Modem	24-QFN					
AK2347B	0.3-2.55/3.0kHz Analog audio filter	24-VSOP					
AK2347A	Emphasis, Compandor, scrambler, CTCSS filter	24-QFN					
Function IC							
AK2330	8-bit 8ch Electronic Volume	VREF can be selected for each channel					
AK2331	8-bit 4ch Electronic Volume	VREF can be selected for each channel					

Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document, please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.