阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



Peak EMI Reducing Solution

Features

- Generates an EMI optimized clock signal at output.
- Input frequency: 25MHz.
- Frequency outputs:
 - o USB Clock (48MHz unmodulated)
 - o 50MHz (modulated), ±1% centre spread
- Modulation rate: 39KHz.
- Spread Spectrum ON/OFF control
- Supply voltage range 2.5V ± 5%.
- Available in 8-Pin SOIC package.

Product Description


The ASM3P2853A is a versatile spread spectrum frequency modulator. The ASM3P2853A reduces electromagnetic interference (EMI) at the clock source. The ASM3P2853A allows significant system cost savings

by reducing the number of circuit board layers and shielding that are required to pass EMI regulations. The ASM3P2853A modulates the output of PLL in order to spread the bandwidth of a synthesized clock, thereby decreasing the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most clock generators. Lowering EMI by increasing a signal's bandwidth is called spread spectrum clock generation.


Applications

ASM3P2853A is targeted towards EMI management for high speed digital applications such as PC peripheral devices, consumer electronics and embedded controller systems.

Block Diagram



Pin Configuration



Pin Description

Pin#	Pin Name	Туре	Description
1	XIN	I	Connection to crystal or external reference frequency input. This pin has dual functions. It can be connected either to an external crystal or an external reference clock.
2	XOUT	0	Connection to crystal. If using an external reference clock, this pin must be left unconnected.
3	V_{DD}	Р	Power supply for the analog and digital blocks.
4	Vss	Р	Ground to entire chip.
5	PWDNB	I	Power-down control pin. Pull low to enable the power-down mode. Connect to VDD, if not used.
6	SSONB	I	Digital logic input used to enable spread spectrum function (Active LOW). Spread spectrum is enabled when LOW, disabled when HIGH.
7	USB Clock	0	Clock output-1 (48MHz unmodulated).
8	50MHz	0	Clock output-2 (50MHz modulated).

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit			
VDD, V _{IN}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V			
T _{STG}	Storage temperature	-65 to +125	C			
Ts	Max. Soldering Temperature (10 sec)	260	C			
TJ	Junction Temperature	150	C			
T _{DV} Static Discharge Voltage (As per JEDEC STD22- A114-B) 2 KV						
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.						

Operating Conditions


Parameter	Symbol	Condition / Description	Min	Тур	Max	Unit
Supply Voltage	V_{DD}	2.5V ± 5%	2.375	2.5	2.625	V
Ambient Operating	_		40		. 0.5	80
Temperature Range	T _A		-40	-	+85	C
Crystal Resonator Frequency	F _{XIN}			25		MHz
Output Driver Load Capacitance	C_L		-	-	15	pF

Crystal Specifications

Fundamental AT cut parallel resonant crystal				
Nominal frequency	25MHz			
Frequency tolerance	±50ppm or better at 25℃			
Operating temperature range	-25℃ to +85℃			
Storage temperature	-40℃ to +85℃			
Load capacitance	18pF			
Shunt capacitance	7pF maximum			
ESR	25Ω			

Note: C_Y is Load Capacitance and Rx is used to prevent oscillations at overtone frequency of the Fundamental frequency.

Typical Crystal Interface Circuit



 $C_Y = 2^*(C_P - C_S),$

Where C_P = Load capacitance of crystal from crystal vendor datasheet C_S = Stray capacitance due to C_{IN} , PCB, Trace etc.

ASM3P2853A


DC Electrical Characteristics

Parameter	Symbol	Conditions / Description	Min	Тур	Max	Unit		
Overall	Overall							
Supply Current, Dynamic	I _{DD}	$V_{DD} = 2.5V, F_{XIN} = 25MHz, C_L = 15pF$	7	13	20	mA		
Supply Current, Static	I _{DDL}	$V_{DD} = 2.5V, X_{IN} = 0, PWDNB = 0$	-	12	-	uA		
All input pins								
High-Level Input Voltage	V _{IH}	V _{DD} = 2.5V	1.7	-	-	V		
Low-Level Input Voltage	V _{IL}	V _{DD} = 2.5V	1	-	0.7	V		
High-Level Input Current	I _{IH}		-	-	25	μΑ		
Low-Level Input Current (pull-up)	Iı∟		-	-	-25	μΑ		
Clock Outputs								
High-Level Output Source Current		$V_{DD} = 2.5V$, $V(X_{IN}) = 0$, $V_{O} = 2V$	1	-15	-	mA		
Low-Level Output Sink Current	I _{xOL}	$V_{DD} = V(X_{IN}) = 2.5V, V_{O} = 0.4V$	-	15	-	mA		
High-Level Output Source Current	Іон	V _O = 2V	ı	8	-	mA		
Low-Level Output Sink Current	I _{OL}	V _O = 0.4V	-	8	-	mA		
Output Impedance Z _O			-	42	-	Ω		

AC Electrical Characteristics


Parameter	Symbol	Conditions / Description	Min	Тур	Max	Unit
Rise Time ¹ t _r		Measured from 20% to 80% of the signal level	1	2	-	nS
Fall Time ¹ t _f		Measured from 80% to 20% of the signal level	ı	1.5	ı	nS
Jitter (Cycle-to-Cycle)	t _{jc}		-	250	-	pS
Jitter (Period)	t_p		-	175	-	pS
Clock Duty Cycle	t _d	Ratio of pulse width (as measured from rising edge to next falling edge at V _{DD} /2) to one clock period	45	50	55	%
Power-up time	t _{ON}	first locked cycle after power-up (With stable V _{DD} and valid input clock)	-	-	5	mS
Note: 1. C _L = 15 pF, Input clock frequency = 25MHz						

Typical Application Schematic using ASM3P2853A Device



Package Information

8-Pin SOIC package



	Dimensions				
Symbol	Inc	hes	Millimeters		
	Min	Max	Min	Max	
A1	0.004	0.010	0.10	0.25	
Α	0.053	0.069	1.35	1.75	
A2	0.049	0.049 0.059 1.25		1.50	
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193 BSC		4.90 BSC		
E	0.154 BSC		3.91 BSC		
е	0.050	BSC	1.27	BSC	
Н	0.236 BSC		6.00	BSC	
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	

Coplanarity ≤ 4 mil

Ordering Code

Part number Marking		Package Configuration	Temperature Range	
ASM3P2853AG-08SR	AEC	8-pin SOIC, TAPE & REEL, Green	0℃ to +70℃	

A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303-675-2175 or 800-344-3860 Toll Free

USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free

USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical

Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your

local Sales Representative