

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

General Purpose Peak EMI Reduction IC

Product Description

P3I2005A is a versatile, 3.3 V / 5 V, 1x spread spectrum frequency modulator designed to reduce electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The device allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations.

P3I2005A modulates the output of a PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'.

P3I2005A accepts an input from an external reference clock and locks to a 1x modulated clock output. Two logic pins S0 and D_C enable selecting one of the 4 different frequency deviations. Refer *Deviation Selection table.* Frequency Range Selection pin enables operation in one of the two frequency ranges. P3I2005A operates over a supply voltage range of 5 V / 3.3 V. P3I2005A is available in 8 Pin SOIC Package.

Features

- 1x, LVCMOS Peak EMI Reduction
- Input Clock Frequency : 10 MHz 100 MHz
- Output Clock Frequency : 10 MHz 100 MHz
- Four different Frequency Deviation selection
- Frequency range Selection
- Supply voltage: $5 V \pm 0.5 V$ $3.3 V \pm 0.3 V$
- 8 Pin SOIC Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


Application


• P3I2005A is targeted for use in a broad range of notebook and desktop PCs and consumer electronic applications.



ON Semiconductor®


http://onsemi.com





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.





PIN DESCRIPTION

Pin#	Pin Name	Туре	Description
1	CLKIN / XIN	I	External reference Clock input or Crystal connection.
2	XOUT	0	Crystal connection. If using an external reference, this pin must be left unconnected.
3	D_C	I	Deviation Selection. Has an internal pull-up resistor. Refer to Deviation Selection table
4	GND	Р	Ground connection.
5	S0	I	Deviation Selection. Has an internal pull-up resistor. Refer to Deviation Selection table
6	FRS	I	Frequency Range Selection. Has an internal pull-up resistor
7	ModOUT	0	Buffered Modulated Clock Output.
8	VDD	Р	Power supply for the entire chip(3.3 V/5 V)

FREQUENCY RANGE SELECTION TABLE

FRS	Frequency(MHz)
0	10 – 30
1	30 – 100

DEVIATION SELECTION TABLE

Deviation (%)								
		FS = 0				FS = 1		
D_C	SO	10 MHz	20 MHz	30 MHz	30 MHz	80 MHz	100 MHz	
0	0	-4.5	-3.6	-1.7	-4.8	-3.6	-2.6	
0	1	-2.6	-2	-1	-2.7	-2	-1.5	
1	0	±2.6	±2	±1	±2.75	±2	±1.5	
1	1	±1.7	±1.25	±0.7	±1.8	±1.25	±1	

OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
VDD _(5V)	Supply Voltage	4.5	5.5	V
VDD _(3.3V)	Supply Voltage	3	3.6	V
T _A	Operating Temperature	-40	+85	°C
CL	Load Capacitance		15	pF
C _{IN}	Input Capacitance		7	pF

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
VDD, V _{IN}	Voltage on any input pin with respect to Ground	–0.5 to +7.0	V
T _{STG}	Storage temperature	–65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

DC ELECTRICAL CHARACTERISTICS FOR V_{DD} = 5 V \pm 0.5 V

Symbol	Parameter			Тур	Max	Unit
VDD	Operating voltage			5.0	5.5	V
V _{IL}	Input low voltage		GND - 0.3		0.8	V
V _{IH}	Input high voltage				V _{DD} + 0.3	V
Ι _{ΙL}	Input low current				100	μA
I _{IH}	Input high current				100	μA
V _{OL}	Output low voltage (I _{OL} = 12 mA)				0.4	V
V _{OH}	Output high voltage (I _{OH} = -12 mA)		2.5			V
I _{CC}	Static supply current (CLKIN/XIN pulled to GND)				12	mA
I _{DD}	Dynamic supply current (Unloaded Output) FS = 0 (@ 30 MHz)				34	mA
		FS = 1 (@ 100 MHz)			40	
Z _{OUT}	Output impedance			30		Ω

Symbol	Parameter		Min	Тур	Max	Unit
			176			
CLKIN/XIN	Input Clock Frequency	FRS = 0	10		30	MHz
		FRS = 1	30		100	
MODOUT	Output Clock Frequency	FRS = 0	10		30	MHz
		FRS = 1	30		100	
t _{LH} (Notes 1 & 2)	Output Rise time (measured between 20% to 80%)			1.6	2	nS
t _{HL} (Notes 1 & 2)	Output Fall time (measured between 80% to 20%)			1.2	1.6	nS
t _D (Notes 1 & 2)	Output duty cycle		45	50	55	%
t _{JC} (Note 2)	Jitter (cycle to cycle) @ FS = 0, 24 MHz and FS = 1, 80 MHz			±250	±350	pS
t _{ON} (Notes 1 & 2)	PLL lock time (Stable VDD, valid Clock presented o	n CLKIN/XIN)			3	mS

AC ELECTRICAL CHARACTERISTICS FOR V_{DD} = 5 V $\pm\,$ 0.5 V

All parameters are specified with 15 pF loaded output.
Parameter is guaranteed by design and characterization. Not 100% tested in production

DC ELECTRICAL CHARACTERISTICS FOR V_{DD} = 3.3 V $\pm\,$ 0.3 V

Symbol	Parameter	Parameter			Max	Unit
VDD	Operating voltage			3.3	3.6	V
V _{IL}	Input low voltage				0.8	V
V _{IH}	Input high voltage				VDD + 0.3	V
IIL	Input low current				100	μΑ
IIН	Input high current				100	μΑ
V _{OL}	Output low voltage (I _{OL} = 12 mA)				0.4	V
V _{OH}	Output high voltage (I _{OH} = -12 mA)	Output high voltage (I _{OH} = -12 mA)				V
I _{CC}	Static supply current (CLKIN/XIN pulled to GND)				11	mA
I _{DD}	Dynamic supply current (Unloaded Output) FS = 0 (@ 30 MHz)				26	mA
		FS = 1 (@ 100 MHz)			32	
Z _{OUT}	Output impedance			40		Ω

Symbol	Parameter		Min	Тур	Max	Unit
CLKIN/XIN	Input Clock Frequency	FRS = 0	10		30	MHz
		FRS = 1	30		100	
MODOUT	Output Clock Frequency	FRS = 0	10		30	MHz
		30		100		
t _{LH} (Notes 3 & 4)	Output Rise time (measured between 20% to 80%)			1.9	2.5	nS
t _{HL} (Notes 3 & 4)	Output Fall time (measured between 80% to 20%)			1.5	2	nS
t _D (Notes 3 & 4)	Output duty cycle		45	50	55	%
t _{JC} (Note 4)	Jitter (cycle to cycle) @ FS=0, 24MHz & FS=1, 80 MHz			±250	±350	pS
t _{ON} (Notes 3 & 4)	PLL lock time (Stable VDD, valid Clock presented	on CLKIN/XIN)			3	mS

AC ELECTRICAL CHARACTERISTICS FOR V_{DD} = 3.3 V \pm 0.3 V

3. All parameters are specified with 15 pF loaded output.

4. Parameter is guaranteed by design and characterization. Not 100% tested in production


ORDERING INFORMATION

Part Number	Marking	Package	Temperature	Shipping [†]
P3I2005AG-08SR	AFG	8–PIN SOIC (Pb–Free)	−40°C to +85°C	Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-Free.

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AJ**



7.0

0.275

0.6

0.024

NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 3
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6

	MILLIN	IETERS	INC	HES		
DIM	MIN MAX		MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
Κ	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

4.0

0.155

1.270

0.050

SCALE 6:1

 $\left(\frac{\text{mm}}{\text{inches}}\right)$

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative