

阅读申明


1. 本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2. 本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3. 本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
4. 如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable**MLP8****FEATURES**

- Selectable Divide Ratio
- Selectable Enable Priority and Threshold (CMOS or PECL)
- 3.0V to 5.5V Power Supply
- -145dBc/Hz ($\div 1$) Typical Noise Floor
- -151dBc/Hz ($\div 2$) Typical Noise Floor
- High BW [1.5GHz ($\div 1$), 3.0GHz ($\div 2$)]
- ROHS compliant Pb Free Packages

BLOCK DIAGRAM**DESCRIPTION**

The CTS LV392 is a $\div 1$ or $\div 2$ clock generation part specifically designed to accommodate Colpitts or Pierce based oscillators. Features are incorporated to reduce board components. A voltage reference and input biasing allows for easy oscillator interface.

The CTS LV392 provides a $\div 2$ mode of operation for more frequency options and is selectable with a single connection. A selectable enable is also provided which doubles as a reset when the CTS LV392 is in $\div 2$ mode. With a single connection, the enable can be selected to operate as active high or active low.

ENGINEERING NOTES

The CTS LV392 is a specialized $\div 1$ or $\div 2$ clock generation part including an enable/reset function. The divide ratio is selected with the DIV-SEL pin/pad. When DIV-SEL is open (NC), the CTS LV392 functions as a standard receiver. If DIV-SEL is connected to V_{EE}, it functions as a $\div 2$ divider.

A selectable enable is provided which also functions as a reset when the $\div 2$ mode is selected. Enable (EN) functionality is selected with the EN-SEL pin/pad which has three valid states: open (NC), V_{EE}, or connected to V_{EE} via a 20k Ω resistor. Leaving EN-SEL open or connecting it to V_{EE} will select the EN pin/pad to function as an active high CMOS/TTL enable. When EN-SEL is open, an internal 75k Ω pull-up resistor is selected which enables the outputs whenever EN is left open. When EN-SEL is connected to V_{EE}, an internal 75k Ω pull-down resistor is selected which disables the outputs whenever EN is left open.

Connecting the EN-SEL to V_{EE} with a 20k Ω resistor will select the EN pin/pad to function as an active low PECL/ECL enable with an internal 75k Ω pull-down resistor. In this mode, outputs are enabled when EN is left open (NC). This default logic condition can be overridden by connecting the EN to V_{CC} with an external resistor of ≤ 20 k Ω . Refer to the enable truth table on the next page for detailed operation.

The CTS LV392 provides a V_{BB} with an 1880 Ω internal bias resistor from D to V_{BB}. This feature allows AC coupling with minimal external components. The V_{BB} pin supports 1.5mA sink/source current and should be bypassed to ground or V_{CC} with a 0.01 μ F capacitor.

CTSLV392

LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable MLP8

Divide Truth Table

DIV-SEL	÷Ratio
NC	÷1
V _{EE} ¹	÷2

¹ DIV-SEL connection must be $\leq 1\Omega$.**Enable Truth Table**

EN-SEL	EN	Q	\bar{Q}
NC	CMOS Low or V _{EE}	Low	Low
	CMOS High, V _{CC} or NC	Data	Data
V _{EE}	CMOS Low, V _{EE} or NC	Low	Low
	CMOS High or V _{CC}	Data	Data
20kΩ to V _{EE}	PECL Low, V _{EE} or NC	Low	Low
	PECL High or V _{CC}	Data	Data

Figure 1 illustrates the timing sequences for the CTSLV392 in the $\div 1$ mode which is determined by leaving the DIV-SEL open (NC). It also illustrates the enable in the active High mode being controlled by a CMOS signal. This mode is determined by leaving the EN-SEL open (NC).



**Figure 1**

Figure 2 illustrates the timing sequences for the CTSLV392 in the $\div 2$ mode which is determined by connecting the DIV-SEL to V_{EE}. It also illustrates the enable in the active Low mode being controlled by a PECL signal. This mode is determined by connecting the EN-SEL to V_{EE} via 20kΩ resistor.

**Figure 2**

LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable**MLP8****ELECTRICAL SPECIFICATIONS****Absolute Maximum Ratings are those values beyond which device life may be impaired.**

Symbol	Characteristic	Condition	Rating	Unit
V _{CC}	PECL Power Supply	V _{EE} = 0V	0 to + 6.0	V
V _{I_PECL}	PECL Input Voltage	V _{EE} = 0V	0 to + 6.0	V
V _{EE}	ECL Power Supply	V _{CC} = 0V	-6.0 to 0	V
V _{I_ECL}	ECL Input Supply	V _{CC} = 0V	-6.0 to 0	V
I _{HGOUT}	Output Current	Continuous	50	mA
		Surge	100	
T _A	Operating Temperature Range	-	-40 to +85	°C
T _{STG}	Storage Temperature Range	-	-65 to +150	°C
ESD _{HBM}	Human Body Model Electro Static Discharge	-	2500	V
ESD _{MM}	Machine Model Electro Static Discharge	-	200	V
ESD _{CDM}	Charged Device Model Electro Static Discharge	-	2000	V

100K ECL DC Characteristics (V_{EE} = -3.0V to -5.5V, V_{CC} = GND)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V _{OH}	Output HIGH Voltage ¹	-1085	-880	-1025	-880	-1025	-880	-1025	-880	mV
V _{OL}	Output LOW Voltage ¹	-1900	-1555	-1900	-1620	-1900	-1620	-1900	-1620	mV
V _{IH}	Input HIGH Voltage D, EN (ECL) ²	-1165	-390	-1165	-390	-1165	-390	-1165	-390	mV
	Input HIGH Voltage EN (CMOS) ³	V _{EE} +2000	V _{CC}	mV						
V _{IL}	Input LOW Voltage D, EN (ECL) ²	-2250	-1475	-2250	-1475	-2250	-1475	-2250	-1475	mV
	Input LOW Voltage EN (CMOS) ³	V _{EE}	V _{EE} +800	mV						
V _{BB}	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
I _{IH}	Input HIGH Current EN		150		150		150		150	µA
I _{IL}	Input LOW Current EN (ECL) ²	0.5		0.5		0.5		0.5		µA
	Input LOW Current EN (CMOS) ³	-150		-150		-150		-150		
I _{EE}	Power Supply Current ⁴		31		31		31		34	mA

¹ Specified with each output terminated through 50Ω resistors to V_{CC} -2V.² EN-SEL connected to V_{EE} through a 20kΩ resistor.³ EN-SEL connected to V_{EE} or left open (NC).⁴ DIV-SEL left open (NC)

LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable**MLP8****100K LVPECL DC Characteristics ($V_{EE} = GND$, $V_{CC} = +3.3V$)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V_{OH}	Output HIGH Voltage ^{1,2}	2215	2420	2275	2420	2275	2420	2275	2420	mV
V_{OL}	Output LOW Voltage ^{1,2}	1400	1745	1400	1680	1400	1680	1400	1680	mV
V_{IH}	Input HIGH Voltage D,EN (ECL) ³	2135	2910	2135	2910	2135	2910	2135	2910	mV
	Input HIGH Voltage EN (CMOS) ⁴	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	mV
V_{IL}	Input LOW Voltage D,EN (ECL) ³	1050	1825	1050	1825	1050	1825	1050	1825	mV
	Input LOW Voltage EN (CMOS) ⁴	GND	800	GND	800	GND	800	GND	800	mV
V_{BB}	Reference Voltage ¹	1910	2050	1910	2050	1910	2050	1910	2050	mV
I_{IH}	Input HIGH Current EN		150		150		150		150	μA
I_{IL}	Input LOW Current EN (ECL) ³	0.5		0.5		0.5		0.5		μA
	Input LOW Current EN (CMOS) ⁴	-150		-150		-150		-150		
I_{EE}	Power Supply Current ⁵		31		31		31		34	mA

¹ For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.² Specified with each output terminated through 50Ω resistors to V_{CC} -2V.³ EN-SEL connected to V_{EE} through a 20kΩ resistor.⁴ EN-SEL connected to V_{EE} or left open (NC)⁵ DIV-SEL left open (NC)**100K PECL DC Characteristics ($V_{EE} = GND$, $V_{CC} = +5.0V$)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V_{OH}	Output HIGH Voltage ^{1,2}	3915	4120	3975	4120	3975	4120	3975	4120	mV
V_{OL}	Output LOW Voltage ^{1,2}	3100	3445	3100	3380	3100	3380	3100	3380	mV
V_{IH}	Input HIGH Voltage D,EN (ECL) ³	3835	4610	3835	4610	3835	4610	3835	4610	mV
	Input HIGH Voltage EN (CMOS) ⁴	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	mV
V_{IL}	Input LOW Voltage D,EN (ECL) ³	2750	3525	2750	3525	2750	3525	2750	3525	mV
	Input LOW Voltage EN (CMOS) ⁴	GND	800	GND	800	GND	800	GND	800	mV
V_{BB}	Reference Voltage ¹	3610	3750	3610	3750	3610	3750	3610	3750	mV
I_{IH}	Input HIGH Current EN		150		150		150		150	μA
I_{IL}	Input LOW Current EN (ECL) ³	0.5		0.5		0.5		0.5		μA
	Input LOW Current EN (CMOS) ⁴	-150		-150		-150		-150		
I_{EE}	Power Supply Current ⁵		31		31		31		34	mA

¹ For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.² Specified with each output terminated through 50Ω resistors to V_{CC} -2V.³ EN-SEL connected to V_{EE} through a 20kΩ resistor.⁴ EN-SEL connected to V_{EE} or left open (NC).⁵ DIV-SEL left open (NC).

CTSLV392

LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable MLP8

AC Characteristics ($V_{EE} = -3.0V$ to $-5.5V$; $V_{CC} = GND$ or $V_{EE} = GND$; $V_{CC} = +3.0V$ to $+5.5V$)


Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t_{PLH}/t_{PHL}	D to Q/Qb ¹			450			450			450			450	ps
	D to Q _{HG} /Qb _{HG} ¹			600			600			600			600	ps
t_{SKew}	Duty Cycle Skew ²		5	20		5	20		5	20		5	20	ps
V_{PP} (AC)	Input Swing ³ Differential	150		1000	150		1000	150		1000	150		1000	mV
	Input Swing ³ Single Ended	300		2000	300		2000	300		2000	300		2000	mV
t_R/t_F	Output Rise/Fall ¹ (20% - 80%)	80		200	80		200	80		200	80		200	ps

¹ Specified with each output terminated through 50Ω resistors to $V_{CC} - 2V$.

² Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.

³ V_{PP} is the peak-to-peak differential input swing for which AC parameters are guaranteed.

⁴ Range valid for AC coupled signals only.



Typical Large Signal Output Swing
Measured with 750mV D input, Q/Q each terminated to $V_{CC} - 2V$ via 50Ω resistors.

CTSLV392


LVPECL Divide by 1, Divide by 2 Clock Generator w/ Selectable Enable

MLP8

Pin Description and Configuration

Pin Assignments

Pin	Name	Type	Function
1	EN-SEL	Input	Enable Polarity Select
2	D	Input	Data Input
3	V _{BB}	Input	Reference Voltage
4	EN	Input	Output Enable
5	DIV-SEL	Input	Divide Select
6	\bar{Q}	Output	Inverted PECL Output
7	Q	Output	PECL Output
8	V _{CC}	Power	Positive Supply
9	V _{EE}	Power	Negative Supply



PART ORDERING INFORMATION

Part Number	Package	Marking
CTSLV392NG	MLP8	P1G / YWW