

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



Low - Jitter Clock Generator with Integrated VCO

AK8185A

-Preliminary-

- Features -

- Low Phase Noise PLL
RMS jitter 0.4ps typ. (12kHz to 20MHz)
- On chip VCO
- 4x Output Available
 Pin-Selectable
 LVPECL, LVDS, or 2-LVCMOS
- LVCMOS Bypass Output Available

- 3.3V for Core
- Operating Temperature Range: -40 to +85°C
- Pin Package: 5mm x 5mm
32-pin Leadless QFN (Pb-free)

- Description -

- AK8185A is a Low – Jitter Clock Generator with sub pico-second jitter performance.
- Also Low power consumption is the advantage for advanced optimized application.

- Application -

- Ethernet
- SONET
- Fibre Channel
- SAN
- Cost-Effective High-Frequency Crystal Oscillator Replacement

- Block Diagram -




Fig. 1

- Pin Assignments -
(Top view)




Fig. 2

- Pin Descriptions -

Pin No.	Pin Name	Pin Type	Description
1	V _{CC_OUT}	PWR	3.3V Power Supply for output buffers
2	OUTN1	OUT	Differential output pair or two single-ended outputs
3	OUTP1	OUT	Differential output pair or two single-ended outputs
4	V _{CC_OUT}	PWR	3.3V Power Supply for output buffers
5	OUTN0	OUT	Differential output pair or two single-ended outputs
6	OUTP0	OUT	Differential output pair or two single-ended outputs
7	CE	IN	Chip enable control pin
8	NC		No Connection
9	V _{CC_VCO}	PWR	3.3V Power Supply for internal VCO
10	OS1	IN	Output type select control pin
11	OS0	IN	Output type select control pin
12	RSTN	IN	Device reset (active low)
13	OD0	IN	Output divider control pins
14	OD1	IN	Output divider control pins
15	OD2	IN	Output divider control pins
16	V _{CC_PLL2}	PWR	3.3V Power Supply for PLL circuitry
17	REG_CAP2	OUT	Capacitor for internal regulator (connect to a 10- μ F Y5V capacitor to GND)
18	V _{CC_PLL1}	PWR	3.3V Power Supply for PLL circuitry
19	REG_CAP1	OUT	Capacitor for internal regulator (connect to a 10- μ F Y5V capacitor to GND)
20	V _{CC_IN}	PWR	3.3V Power Supply for input buffers
21	XIN	IN	Parallel resonant crystal or LVCMOS inputs
22	GND1	Ground	Additional ground for device
23	OSC_OUT	OUT	Bypass LVCMOS output
24	NC		No Connection
25	PR0	IN	Prescaler and Feedback divider control pins
26	PR1	IN	Prescaler and Feedback divider control pins
27	V _{CC_OUT}	PWR	3.3V Power Supply for output buffers
28	OUTN3	OUT	Differential output pair or two single-ended outputs
29	OUTP3	OUT	Differential output pair or two single-ended outputs
30	V _{CC_OUT}	PWR	3.3V Power Supply for output buffers
31	OUTN2	OUT	Differential output pair or two single-ended outputs
32	OUTP2	OUT	Differential output pair or two single-ended outputs
EPAD	GND	Ground	Thermal Pad (Must be soldered to Ground)

Absolute Maximum Rating

Over operating free-air temperature range unless otherwise noted ⁽¹⁾

Parameter	Value	Unit
Supply voltage range (V _{CC_OUT} , V _{CC_PLL1} , V _{CC_PLL2} , V _{CC_VCO} , V _{CC_IN})	-0.3 to 4.3V	V
Input voltage range	GND-0.3 to V _{CC} +0.3	V
Input current range	-10 to +10	mA
Storage temperature	-55 to 125	°C

Note

(1) Stress beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



ESD Sensitive Device

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Output supply voltage	V _{CC_OUT}	3.0	3.3	3.6	V
PLL supply voltage	V _{CC_PLL1}	3.0	3.3	3.6	V
PLL supply voltage	V _{CC_PLL2}	3.0	3.3	3.6	V
On-chip VCO supply voltage	V _{CC_VCO}	3.0	3.3	3.6	V
Input supply voltage	V _{CC_IN}	3.0	3.3	3.6	V
Ambient temperature	T _a	-40		85	°C

Electrical Characteristics

All specifications at VDD=VDD_LVDS=VCP= 3.3V±5%, Ta: -40 to +85°C, unless otherwise noted

Parameter	Conditions	MIN	TYP	MAX	Unit
Control Pin LVC MOS Input Characteristics					
Input high voltage (V _{IH})		0.6V _{CC}			V
Input low voltage (V _{IL})				0.4V _{CC}	V
Input high current (I _{IH})				200	uA
Input low current (I _{IL})				-200	uA
LVC MOS Output Characteristics					
Bypass output frequency		21.875		28.47	MHz
Output frequency		43.75		250	MHz
Output high voltage		V _{CC} -0.5			V
Output low voltage				0.3	
RMS phase jitter	250MHz (10kHz to 20MHz)		0.4		ps, RMS
Output rise/fall slew rate	20% ⇔ 80%	2.4			
Output duty cycle		45		55	%
Skew between outputs			10		ps
LVPECL Output Characteristics					
Output frequency		43.75		683.264	MHz
Output high voltage		V _{CC} -1.18		V _{CC} -0.73	V
Output low voltage		V _{CC} -2		V _{CC} -1.55	V
Differential output voltage		0.6		1.23	V
RMS phase jitter	625MHz (10kHz to 20MHz)		0.4		ps, RMS
Output rise/fall slew rate	20% ⇔ 80%			175	ps
Output duty cycle		45		55	%
Skew between outputs			10		ps
LVDS Output Characteristics					
Output frequency		43.75		683.264	MHz
Differential output voltage		0.247		0.454	V
Magnitude change				50	mV
Common-mode voltage		1.125		1.375	V
Magnitude change				50	mV
RMS phase jitter	625MHz (10kHz to 20MHz)		0.4		ps, RMS
Output rise/fall time	20% ⇔ 80%			255	ps
Output duty cycle		45		55	%
Skew between outputs			10		ps

Typical Output Phase Noise Characteristics

All specifications at VDD=VDD_LVDS=VCP= 3.3V±5%, Ta: -40 to +85°C, unless otherwise noted

Parameter	Conditions	MIN	TYP	MAX	Unit
250MHz LVCMOS Input Characteristics					
Phase Noise @ 100Hz offset			-85		dBc/Hz
@ 1kHz offset			-113		dBc/Hz
@ 10kHz offset			-123		dBc/Hz
@ 100kHz offset			-125		dBc/Hz
@ 1MHz offset			-136		dBc/Hz
@ 10MHz offset			-154		dBc/Hz
@ 20MHz offset			-154		dBc/Hz
RMS Phase Jitter	10kHz to 20MHz		384		ps, RMS
625MHz LVPECL Output Characteristics					
Phase Noise @ 100Hz offset			-77		dBc/Hz
@ 1kHz offset			-105		dBc/Hz
@ 10kHz offset			-114		dBc/Hz
@ 100kHz offset			-117		dBc/Hz
@ 1MHz offset			-128		dBc/Hz
@ 10MHz offset			-150		dBc/Hz
@ 20MHz offset			-151		dBc/Hz
RMS Phase Jitter	10kHz to 20MHz		387		ps, RMS
625MHz LVDS Output Characteristics					
Phase Noise @ 100Hz offset			-77		dBc/Hz
@ 1kHz offset			-105		dBc/Hz
@ 10kHz offset			-114		dBc/Hz
@ 100kHz offset			-117		dBc/Hz
@ 1MHz offset			-127		dBc/Hz
@ 10MHz offset			-150		dBc/Hz
@ 20MHz offset			-152		dBc/Hz
RMS Phase Jitter	10kHz to 20MHz		395		ps, RMS

Crystal Characteristics

Parameter	MIN	TYP	MAX	Unit
Frequency	21.875		28.47	MHz
Equivalent series resistance			50	Ω
On-chip load capacitance		8	10	pF
Drive level	0.1		1	mW
Maximum shunt capacitance			7	pF

Device Configuration
Common Configuration

Input [MHz]	Prescaler Divider	Feedback Divider	VCO Frequency [MHz]	Output Divider	Output Frequency [MHz]	Application
25	4	20	2000	8	62.5	GigE
24.75	3	24	1782	8	74.25	HDTV
25	3	24	1800	8	75	SATA
24.8832	3	25	1866.24	8	77.76	SONET
25	3	24	1800	6	100	PCI Express
26.5625	3	24	1912.5	6	106.25	Fiber Channel
25	4	20	2000	4	125	GigE
25	3	24	1800	4	150	SATA
24.8832	3	25	1866.24	4	155.52	SONET
25	3	25	1875	4	156.25	10 GigE
26.5625	3	24	1912.5	4	159.375	10-G Fiber Channel
25	5	15	1875	2	187.5	12 GigE
25	3	24	1800	3	200	PCI Express
26.5625	3	24	1912.5	3	212.5	4-G Fiber Channel
25	4	20	2000	2	250	GigE
24.8832	3	25	1866.24	2	311.04	SONET
25	3	25	1875	2	312.5	XGMII
24.8832	3	25	1866.24	1	622.08	SONET
25	3	25	1875	1	625	10 GigE

Generic Configuration

Input Frequency Range [MHz]	Prescaler Divider	Feedback Divider	VCO Frequency [MHz]	Output Divider	Output Frequency [MHz]
21.875 to 25.62	4	20	1750 to 2050	8	54.6875 to 64.05
21.875 to 25.62	4	20	1750 to 2050	6	72.92 to 85.4
21.875 to 25.62	4	20	1750 to 2050	4	109.375 to 128.1
21.875 to 25.62	4	20	1750 to 2050	3	145.84 to 170.8
21.875 to 25.62	4	20	1750 to 2050	2	218.75 to 256.2
21.875 to 25.62	4	20	1750 to 2050	1	437.5 to 512.4
23.33 to 27.33	3	25	1750 to 2050	8	72.906 to 85.408
23.33 to 27.33	3	25	1750 to 2050	6	97.21 to 113.875
23.33 to 27.33	3	25	1750 to 2050	4	145.821 to 170.816
23.33 to 27.33	3	25	1750 to 2050	3	194.42 to 227.75
23.33 to 27.33	3	25	1750 to 2050	2	291.624 to 341.632
23.33 to 27.33	3	25	1750 to 2050	1	583.248 to 683.264
23.33 to 27.33	5	15	1750 to 2050	8	43.75 to 51.25
23.33 to 27.33	5	15	1750 to 2050	6	58.33 to 68.33
23.33 to 27.33	5	15	1750 to 2050	4	87.5 to 102.5
23.33 to 27.33	5	15	1750 to 2050	3	116.66 to 136.66
23.33 to 27.33	5	15	1750 to 2050	2	175 to 205
23.33 to 27.33	5	15	1750 to 2050	1	350 to 410
24.305 to 28.47	3	24	1750 to 2050	8	72.915 to 85.41
24.305 to 28.47	3	24	1750 to 2050	6	97.22 to 113.88
24.305 to 28.47	3	24	1750 to 2050	4	145.83 to 170.82
24.305 to 28.47	3	24	1750 to 2050	3	194.44 to 227.76
24.305 to 28.47	3	24	1750 to 2050	2	291.66 to 341.64
24.305 to 28.47	3	24	1750 to 2050	1	583.32 to 683.28

Programmable Prescaler and Feedback Divider Settings

Control Inputs		Prescaler Divider	Feedback Divider	PFD Frequency	
PR1	PRO			Minimum	Maximum
0	0	3	24	24.305	28.47
0	1	5	15	23.33	27.33
1	0	3	25	23.33	27.33
1	1	4	20	21.875	25.62

Programmable Output Divider Settings

Control Inputs			Output Divider
OD2	OD1	OD0	
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	Reserved
1	0	1	6
1	1	0	Reserved
1	1	1	8

Programmable Output Type

Control Inputs		Output Type
OS1	OS0	
0	0	LVC MOS, OSC_OUT Off
0	1	LVDS, OSC_OUT Off
1	0	LVPECL, OSC_OUT Off
1	1	LVPECL, OSC_OUT On

Output Enable


Control Inputs	Operating Condition	Output
CE		
0	Power Down	Hi-Z
1	Normal	Active

Reset

Control Inputs	Operating Condition	Output
RSTN		
0	Device Reset	Hi-Z
0 → 1	PLL Recalibration	Hi-Z
1	Normal	Active

Package Information

• Mechanical data



• RoHS Compliance



All integrated circuits from Asahi Kasei Microdevices Corporation (AKM) assembled in "lead-free" packages* are fully compliant with RoHS.

(* RoHS compliant products from AKM are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes.

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components^{Note1)} in any safety, life support, or other hazard related device or system^{Note2)}, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.