## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

## **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# 3.3 V, LVPECL/LVCMOS Clock Multiplier

#### Description

The NB3N3020 is a high precision, low phase noise selectable clock multiplier. The device takes a 5 – 27 MHz fundamental mode parallel resonant crystal or a 2 – 210 MHz LVCMOS single ended clock source and generates a differential LVPECL output and a single ended LVCMOS/LVTTL output at a selectable clock output frequency which is a multiple of the input clock frequency. Three tri–level (Low, Mid, High) LVCMOS/LVTTL single ended select pins set one of 26 possible clock multipliers. The LVCMOS/LVTTL output enable (OE1) tri–states the LVCMOS/LVTTL clock output (CLK1) when low. When the LVTTL/LVCMOS output enable (OE2) is LOW, LVPECL CLK2 is forced LOW and LVPECL CLK2 is forced HIGH.

This device is housed in 5 mm x 4.4 mm narrow body TSSOP 16 pin package.

#### **Features**

- Selectable Clock Multiplier
- External Loop Filter is Not Required
- LVPECL Differential Output
- LVCMOS/LVTTL Outputs
- RMS Period Jitter of 5 ps
- Jitter or Low Phase Noise at 125 MHz [25 MHz Input]:


| Offset  | Noise Power  |
|---------|--------------|
| 100 Hz  | -95 dBc/Hz   |
| 1 kHz   | -107  dBc/Hz |
| 10 kHz  | -112 dBc/Hz  |
| 100 kHz | -117 dBc/Hz  |
| 1 MHz   | -117 dBc/Hz  |
| 10 MHz  | -134 dBc/Hz  |
|         |              |

- Operating Range 3.3 V ±10%
- Industrial Temperature Range -40°C to +85°C
- These are Pb-Free Devices



#### ON Semiconductor®

http://onsemi.com




A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(\*Note: Microdot may be in either location)

#### PIN CONFIGURATION



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. NB3N3020 Simplified Logic Diagram

#### **Table 1. PIN DESCRIPTION**

| Pin       | Name     | I/O                     | Description                                                                                                                                               |
|-----------|----------|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6         | Sel0     | Tri-Level Input         | Frequency select input 0. When left open, defaults to VDD/ 2. See output select Table 2 for details.                                                      |
| 5         | Sel1     | Tri-Level Input         | Frequency select input 1. When left open, defaults to VDD/ 2. See output select Table 2 for details.                                                      |
| 4         | Sel2     | Tri-Level Input         | Frequency select input 2. When left open, defaults to VDD/ 2. See output select Table 2 for details.                                                      |
| 1, 11, 15 | $V_{DD}$ | Power Supply            | Positive supply voltage pins are connected to +3.3 V supply voltage.                                                                                      |
| 2         | X1/CLK   | Input                   | Crystal or Clock input. Connect to 5 – 27 MHz crystal source or 2 – 210 MHz single–ended clock. See Table 2.                                              |
| 3         | X2       | Input                   | Crystal input. Connect to a $5-27\mathrm{MHz}$ crystal or leave unconnected for clock input. See Table 2.                                                 |
| 7         | OE1      | LVTTL/LVCMOS<br>Input   | Output enable input that synchronously tri-states CLK1 output when low. Internal pull-up resistor to $V_{DD}$ .                                           |
| 16        | OE2      | LVTTL/LVCMOS<br>Input   | Output enable input that when LOW synchronously controls LVPECL outputs by forcing CLK2 LOW and CLK2 HIGH. Internal pull-up resistor to V <sub>DD</sub> . |
| 8, 9, 12  | GND      | Power Supply            | Ground 0 V. These pins provide GND return path for the devices.                                                                                           |
| 13        | CLK2     | LVPECL Output           | Inverted clock output. Clock frequency equals input frequency times multiplier.                                                                           |
| 14        | CLK2     | LVPECL Output           | Non-inverted clock output. Clock frequency equals input frequency times multiplier.                                                                       |
| 10        | CLK1     | LVTTL/ LVCMOS<br>Output | Clock Output. Clock frequency equals input frequency times multiplier.                                                                                    |

Table 2. OUTPUT FREQUENCY CLOCK MULTIPLIER SELECT TABLE

| Sel2 | Sel1 | Sel0 | CLK1, CLK2, CLK2        | Clock Input Range [MHz] | Crystal Input Range [MHz] |
|------|------|------|-------------------------|-------------------------|---------------------------|
| L    | L    | L    | Low (Power Down)        | -                       | -                         |
| L    | L    | М    | Input X 1               | 25 – 210                | 25 – 27                   |
| L    | L    | Н    | Input X 4/3 (or 1 1/3)  | 15 –157.5               | 15 – 27                   |
| L    | М    | L    | Input X 1.5             | 10 – 140                | 10 – 27                   |
| L    | М    | М    | 1.6                     | 25 – 131.25             | 25 – 27                   |
| L    | М    | Н    | Input X 1.875           | 40 – 112                | -                         |
| L    | Н    | L    | Input X 2               | 25 – 105                | 25 – 27                   |
| L    | Н    | М    | Input X 7/3 (or 2 1/3)  | 15 – 90                 | 15 – 27                   |
| L    | Н    | Н    | Input X 2.4             | 25 – 87.5               | 25 – 27                   |
| М    | L    | L    | Input X 2.5             | 10 – 84                 | 10 – 27                   |
| М    | L    | М    | Input X 8/3 (or 2 2/3)  | 15 – 78.75              | 15 – 27                   |
| М    | L    | Н    | Input X 3               | 15 – 70                 | 15 – 27                   |
| М    | М    | L    | Input X 3.125           | 40 – 67.20              | -                         |
| М    | М    | М    | Input X 3.2             | 25 – 65.63              | 25 – 27                   |
| М    | М    | Н    | Input X 10/3 (or 3 1/3) | 15 – 63                 | 15 – 27                   |
| М    | Н    | L    | Input X 3.75            | 20 – 56                 | 20 – 27                   |
| М    | Н    | М    | Input X 4               | 2 – 52.5                | 5 – 25                    |
| М    | Н    | Н    | Input X 5               | 6 – 42                  | 6 – 27                    |
| Н    | L    | L    | Input X 6               | 5 – 35                  | 5 – 27                    |
| Н    | L    | М    | Input X 6.25            | 20 – 33.6               | 20 – 27                   |
| Н    | L    | Н    | Input X 19/3 (or 6 1/3) | 15 – 33.16              | 15 – 27                   |
| Н    | М    | L    | Input X 8               | 5 – 26.25               | 5 – 26.25                 |
| Н    | М    | М    | Input X 25/3 (or 8 1/3) | 15 – 25.2               | 15 – 25.2                 |
| Н    | М    | Н    | Input X 10              | 5 – 21                  | 5 – 21                    |
| Н    | Н    | L    | Input X 12              | 5 – 17.5                | 5 – 17.5                  |
| Н    | Н    | М    | Input X 12.5            | 10 – 16.8               | 10 – 16.8                 |
| Н    | Н    | Н    | Input X 16              | 5 – 13.125              | 5 – 13.125                |

L-Low, M-Mid, H-High

#### **Recommended Crystal Parameters**

Crystal Fundamental AT-Cut Frequency 5 – 27 MHz Load Capacitance 16 - 20 pFShunt Capacitance, C0 7 pF Max Equivalent Series Resistance 35  $\Omega$  Max Initial Accuracy at 25°C ±20 ppm Temperature Stability ±30 ppm Aging  $\pm 20$  ppm C0/C1 Ration 250 Max

#### **Device Operation**

The NB3N3020 is a Clock multiplier. The device can take crystal or clock input and generates LVPECL and LVCMOS/LVTTL clock outputs which are multiples of the

input as determined by the tri-level select inputs [Sel0, Sel1, Sel2].

#### **Clock Multiplication**

NB3N3020 is a clock multiplier with the clock multiplier selected by the tri level select inputs [Sel0, Sel1, Sel2]. NB3N3020 has a LVTTL/LVCMOS output [CLK1] and a LVPECL clock output [CLK2,  $\overline{\text{CLK2}}$ ].

#### **Output Enable**

The device has an output enable [OE] which is used to tri-state the outputs. OE1 controls the CLK1 clock output where as OE2 controls the CLK2, CLK2 clock outputs. When OE1or OE2 are disabled, the respective clock output(s) are tri-stated. In this mode of operation, PLL is still running, with the respective clock outputs tri-stated. When the OE1 or OE2 are enabled, the clock outputs

become active synchronous to the internal PLL output clock and do not create any glitches or runt pulses during the transition. In power down mode, the outputs are tri-stated regardless of the state of the OE1, OE2.

The device has an output enable [OE1] which accepts LVTTL/LVCMOS levels and when set LOW will disable the LVTTL/LVCMOS level CLK1 to tri – state. Output enable OE2 accepts LVTTL/LVCMOS levels to disable the LVPECL level outputs by forcing CLK2 LOW and CLK2b HIGH. When OE1 or OE2 are set LOW (Disabled), the PLL remains running while the respective clock outputs are disabled. When the OE1 or OE2 are set enabled (HIGH), the clock outputs become active synchronous to the internal PLL output clock and will not create any glitches or runt pulses during the transition. Both OE1 and OE2 inputs have pull—up resistors which default to VDD when floated open. In power down mode, the outputs are tri – stated (zero current) regardless of the state of the OE1, OE2.

#### **Changing Clock Multiplier**

The clock output frequency can be dynamically changed using Sel0, Sel1, Sel2 pins. When the clock frequency is changed, the clock outputs move from one frequency to another and the PLL locks to the new frequency within a settling time of 3 msec. There is no glitch during this transition when the clock outputs are active {not tri-stated by OE1, OE2}.

#### Crystal/ Clock Input

The device takes in a 5-27 MHz crystal input or 2-210 MHz clock input. Once powered up, the input frequency is fixed and should not be changed dynamically. The input cannot accept a spread spectrum clock and needs a fixed frequency clock for device operation. The input frequencies for clock and crystal input for specific multipliers are determined by Table 3.

#### **Power Up**

When the NB3N3020 is powered up, it takes 10 msec for the PLL's to stabilize and lock to the desired frequency of operation as selected by Sel0, Sel1, Sel2. During this time period, there may be glitches in the clock outputs.

#### **Power Down:**

The device can be powered down when the Sel0, Sel1, Sel2 pins are all connected to GND. In this mode of operation, PLL is turned off and the device consumes less than 5 mA of current. There may be a glitch in clock outputs when the device is powering down. In power down mode, the outputs are tri–stated regardless of the state of the OE1, OE2.

In the cases where the application requires glitch-less transitions, in order to avoid glitches it is recommended to use synchronous OE signaling to mask glitches to the clock outputs.

**Table 3. ATTRIBUTES** 

| Characteristics                                                |  | Value                |  |
|----------------------------------------------------------------|--|----------------------|--|
| ESD Protection Human Body Model                                |  | 2 kV                 |  |
| Moisture Sensitivity, Indefinite Time Out of Dry pack (Note 1) |  | Level 1              |  |
| Flammability Rating Oxygen Index: 28 to 34                     |  | UL 94 V-0 @ 0.125 in |  |
| Transistor Count                                               |  | 8287 Devices         |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test         |  |                      |  |

<sup>1.</sup> For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 2)

| Symbol            | Parameter                                | Condition 1         | Condition 2              | Rating                            | Unit |
|-------------------|------------------------------------------|---------------------|--------------------------|-----------------------------------|------|
| $V_{DD}$          | Positive Power Supply                    | GND = 0 V           |                          | 4.6                               | V    |
| VI                | Input Voltage (VIN)                      | GND = 0 V           | $GND \le V_I \le V_{DD}$ | -0.5 V to V <sub>DD</sub> + 0.5 V | V    |
| l <sub>out</sub>  | LVPECL Output Current                    | Continuous<br>Surge |                          | 25<br>50                          | mA   |
| T <sub>A</sub>    | Operating Temperature Range              |                     |                          | -40 to +85                        | °C   |
| T <sub>stg</sub>  | Storage Temperature Range                |                     |                          | -65 to +150                       | °C   |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm<br>500 lfpm  | TSSOP-16<br>TSSOP-16     | 138<br>108                        | °C/W |
| θ <sub>JC</sub>   | Thermal Resistance (Junction-to-Case)    | (Note 3)            | TSSOP-16                 | 33 to 36                          | °C/W |
| T <sub>sol</sub>  | Wave Solder                              |                     |                          | 265                               | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**Table 5. DC CHARACTERISTICS** ( $V_{DD} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

| Symbol             | Characteristic                                                                       | Min                     | Тур                | Max                     | Unit |
|--------------------|--------------------------------------------------------------------------------------|-------------------------|--------------------|-------------------------|------|
| $V_{DD}$           | Power Supply Voltage                                                                 | 2.97                    | 3.3                | 3.63                    | V    |
| I <sub>DD</sub>    | Power Supply Current (Note 4)                                                        |                         | 60                 | 75                      | mA   |
| I <sub>DDOE</sub>  | Power Supply Current when OE1, OE2 is Set Low                                        |                         | 50                 |                         | mA   |
| I <sub>DDOFF</sub> | Power Supply Current when PLL is powered off by Sel0, Sel1, Sel2                     |                         |                    | 5                       | mA   |
| V <sub>IH</sub>    | Input HIGH Voltage (X1/CLK, OE1, OE2)                                                | 2000                    |                    | V <sub>DD</sub> + 300   | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (X1/CLK, OE1, OE2)                                                 | GND - 300               |                    | 800                     | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Sel0, Sel1, Sel2)                                                | 0.72 V <sub>DD</sub>    |                    | V <sub>DD</sub> + 300   | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Sel0, Sel1, Sel2)                                                 | GND - 300               |                    | 800                     | mV   |
| V <sub>IM</sub>    | Input Mid Voltage (Sel0, Sel1, Sel2) (When left open, defaults to V <sub>DD</sub> /2 |                         | V <sub>DD</sub> /2 |                         | mV   |
| V <sub>OH</sub>    | Output HIGH Voltage for CLK2, CLK2 (See Figure 3)                                    | V <sub>DD</sub> – 1.145 |                    | V <sub>DD</sub> – 0.895 | V    |
| V <sub>OL</sub>    | Output LOW Voltage for CLK2, CLK2 (See Figure 3)                                     | V <sub>DD</sub> – 2.090 |                    | V <sub>DD</sub> – 1.600 | V    |
| V <sub>OH</sub>    | Output HIGH Voltage for CLK1 [I <sub>OH</sub> = -12 mA]                              | 2.4                     |                    |                         | V    |
| V <sub>OL</sub>    | Output LOW Voltage for CLK1 [I <sub>OL</sub> = 12 mA]                                |                         |                    | 0.4                     | V    |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Measurement taken at FCLK<sub>out</sub> = 125 MHz with LVPECL and LVCMOS/ LVTTL outputs not terminated.

Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.

<sup>3.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

Table 6. AC CHARACTERISTICS ( $V_{DD}$  = 3.3 V  $\pm 10\%$ , GND = 0 V,  $T_A$  =  $-40^{\circ}C$  to  $+85^{\circ}C$ ) (Note 5)

| Symbol                          | Characteristic                                                                                                      | Min | Тур  | Max  | Unit   |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------|-----|------|------|--------|
| f <sub>CLKIN</sub>              | Crystal Input Frequency                                                                                             | 5.0 |      | 27   | MHz    |
| f <sub>CLKIN</sub>              | Clock Input Frequency                                                                                               | 2.0 |      | 210  | MHz    |
| f <sub>CLKOUT</sub>             | Output Clock Frequency                                                                                              |     |      | 210  | MHz    |
| $\Phi_{NOISE}$                  | Phase–Noise Performance (f <sub>CLKout</sub> = 125 MHz, 25 MHz input)                                               |     |      |      |        |
|                                 | @ 100 Hz offset from carrier                                                                                        |     | -95  |      | dBc/Hz |
|                                 | @ 1 kHz offset from carrier                                                                                         |     | -107 |      | dBc/Hz |
|                                 | @ 10 kHz offset from carrier                                                                                        |     | -112 |      | dBc/Hz |
|                                 | @ 100 kHz offset from carrier                                                                                       |     | -117 |      | dBc/Hz |
|                                 | @ 1 MHz offset from carrier                                                                                         |     | -117 |      | dBc/Hz |
|                                 | @ 10 MHz offset from carrier                                                                                        |     | -134 |      | dBc/Hz |
| Tjitter p-p                     | Cycle-to-Cycle Jitter peak to peak (Note 6)<br>f <sub>CLKout</sub> = 100 MHz and 125 MHz, 25 MHz input              |     | 20   | 36   | ps     |
| Tjitter rms                     | Cycle-to-Cycle Jitter rms (Note 7)<br>f <sub>CLKout</sub> = 100 Mhz and 125 MHz, 25 MHz input                       |     | 5.0  | 9.0  | ps     |
| Tjitter p-p                     | Period Jitter peak to peak (Note 7)<br>f <sub>CLKout</sub> = 100 MHz and 125 MHz, 25 MHz input                      |     | 15   | 20   | ps     |
| Tjitter rms                     | Period Jitter rms (Note 7)<br>f <sub>CLKout</sub> = 100 MHz and 125 MHz, 25 MHz input                               |     | 3.0  | 5.0  | ps     |
|                                 | Start up time from power up                                                                                         |     | 10   |      | ms     |
| OE                              | Output Enable/Disable Time                                                                                          |     | 10   |      | us     |
|                                 | PLL settling time                                                                                                   |     | 3    |      | ms     |
| tDUTY_CYCLE                     | Output Clock Duty Cycle (Measured at cross point for LV PECL clock output and VDD/2 for LVCMOS/ LVTTL clock output) | 45  | 50   | 55   | %      |
| t <sub>R</sub>                  | Output Rise Time (Note 5) (Measured from 20% to 80%. Figure 2) LV PECL Output                                       |     | 340  | 700  | ps     |
| t <sub>F</sub>                  | Output Fall Time (Note 5) (Measured from 20% to 80%. Figure 2) LV PECL Output                                       |     | 340  | 700  | ps     |
| t <sub>R</sub>                  | Output Rise Time (Measured from 0.8 to 2 V, no load) LVCMOS/ LV TTL Output                                          |     |      | 1500 | ps     |
| t <sub>F</sub>                  | Output Fall Time (Measured from 2.0 V to 0.8 V, no load) LVCMOS/ LV TTL Output                                      |     |      | 1500 | ps     |
| t <sub>R</sub> / t <sub>F</sub> | Input Rise time/ Fall time for LV CMOS/ LV TTL clock input [X1/CLK]                                                 | 0   |      | 1500 | ps     |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Measurement taken with outputs terminated with 50  $\Omega$  to  $V_{DD}$  2 V. See Figure 2.
- 6. Sampled with 1000 cycles7. Sampled with 10000 cycles




Figure 2. Typical Termination for Output Driver for Device Evaluation




Figure 3. LV-PECL Output Parameter Characteristics


#### **ORDERING INFORMATION**

| Device        | Package               | Shipping <sup>†</sup> |
|---------------|-----------------------|-----------------------|
| NB3N3020DTG   | TSSOP-16<br>(Pb-Free) | 96 Units / Rail       |
| NB3N3020DTR2G | TSSOP-16<br>(Pb-Free) | 2500 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### TSSOP-16 CASE 948F **ISSUE B**



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE —W.

|     | MILLIN             | IETERS   | INC   | HES   |
|-----|--------------------|----------|-------|-------|
| DIM | MIN                | MAX      | MIN   | MAX   |
| Α   | 4.90               | 5.10     | 0.193 | 0.200 |
| В   | 4.30               | 4.50     | 0.169 | 0.177 |
| С   |                    | 1.20     |       | 0.047 |
| D   | 0.05               | 0.15     | 0.002 | 0.006 |
| F   | 0.50               | 0.75     | 0.020 | 0.030 |
| G   | 0.65               | 0.65 BSC |       | BSC   |
| Н   | 0.18               | 0.28     | 0.007 | 0.011 |
| J   | 0.09               | 0.20     | 0.004 | 0.008 |
| J1  | 0.09               | 0.16     | 0.004 | 0.006 |
| K   | 0.19               | 0.30     | 0.007 | 0.012 |
| K1  | 0.19               | 0.25     | 0.007 | 0.010 |
| L   | 6.40 BSC 0.252 BSC |          | BSC   |       |
| М   | 0°                 | 8°       | 0°    | 8 °   |

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice or any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative