

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



# **GENERAL DESCRIPTION**


The 87354 is a high performance  $\div 4/\div 5$ Differential-to-3.3V LVPECL Clock Generator. The CLK, nCLK pair can accept most standard differential input levels. The 87354 is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 87354 ideal for those clock distribution applications demanding well defined performance and repeatability.

## **F**EATURES

- One differential 3.3V LVPECL output
- · One CLK, nCLK input pair
- · CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- · Maximum clock input frequency: 1GHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Part-to-part skew: 300ps (maximum)
- Propagation delay: 2.1ns (maximum)
- LVPECL mode operating voltage supply range:  $V_{CC} = 3.0V$  to 3.465V,  $V_{FF} = 0V$
- -40°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package

# **BLOCK DIAGRAM**





Vcc

Q

5 VEE

6 □nQ

87354

8-Lead SOIC

**M** Package

**Top View** 

Number	Name	Ту	/ре	Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true output (Q) to go low and the inverted output (nQ) to go high. When logic LOW, the internal dividers and the output are enabled. LVCMOS / LVTTL interface levels. See Table 3.
4	F_SEL	Input	Pulldown	Selects divider value for Q, nQ outputs as described in Table 3. LVCMOS / LVTTL interface levels.
5	V <sub>EE</sub>	Power		Negative supply pin.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Positive supply pin.

#### TABLE 1. PIN DESCRIPTIONS


NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

### TABLE 3. FUNCTION TABLE

MR	F_SEL	Divide Value
1	Х	Reset: Q output low, nQ output high
0	0	÷4
0	1	÷5



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>cc</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>cc</sub> + 0.5 V
Outputs, I <sub>o</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	112.7°C/W (0 lfpm)
Storage Temperature, $T_{STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

#### TABLE 4A. Power Supply DC Characteristics, $V_{cc} = 3.0V$ to 3.465V, $V_{ee} = 0$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		3.0	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				104	mA

### TABLE 4B. LVCMOS/LVTTL DC Characteristics, $V_{cc}$ = 3.0V to 3.465V, $V_{ee}$ = 0, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	MR, F_SEL	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			150	μA
I	Input Low Current	MR, F_SEL	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-5			μA

### TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{CC}$ = 3.0V to 3.465V, $V_{EE}$ = 0, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			150	μA
ин		nCLK	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			5	μA
		CLK	V <sub>cc</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
'ıL	Input Low Current	nCLK	V <sub>cc</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	it Voltage;		V <sub>EE</sub> + 0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as V<sub>III</sub>.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{cc}$  + 0.3V.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>ol</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

### TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{CC} = 3.0V$ to 3.465V, $V_{EE} = 0$ , TA = -40°C to $85^{\circ}C$

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{\rm CC}$  - 2V.

TABLE 5. AC CHARACTERISTICS,  $V_{CC} = 3.0V$  to 3.465V,  $V_{EE} = 0$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>ськ</sub>	Clock Input Frequency					1	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	CLK to Q (Dif)		1.7		2.1	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3					300	ps
t <sub>RR</sub>	Reset Recovery Time					400	ps
t <sub>PW</sub>	Minimum Input Pulse Width	CLK		550			ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time		20% to 80%	300		600	ps
odc	Output Duty Cycle			48		52	%

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.






# **APPLICATION** INFORMATION

### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

*Figure 1* shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### **RECOMMENDATIONS FOR UNUSED INPUT PINS**

#### INPUTS:

#### LVCMOS CONTROL PINS:


All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.


### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

1.8V Zo = 50 Ohm Zo = 50 Ohm LVHSTL ICS HIPerClockS LVHSTL Driver TCS LVHSTL Driver TCS LVHSTL Driver

FIGURE 2A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER










FIGURE 2C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 2D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

### **TERMINATION FOR 3.3V LVPECL OUTPUT**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 $\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 87354. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 87354 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 104mA = 360mW
- Power (outputs)<sub>MAX</sub> = 3.465mW/Loaded Output pair

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 360mW + 30mW = 390mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_A$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.390W \* 103.3°C/W = 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


#### TABLE 6. THERMAL RESISTANCE $\theta_{JA}$ FOR 8-PIN SOIC, FORCED CONVECTION

θJA by Velocity (Linear Feet per Minute)				
	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W	
Multi-Laver PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W	

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination

voltage of V<sub>cc</sub>- 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low,  $V_{\text{OUT}} = V_{\text{OL}_{MAX}} = V_{\text{CC}_{MAX}} 1.7V$

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$ 

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW


# **R**ELIABILITY INFORMATION

# Table 6. $\theta_{JA} \text{vs.}$ Air Flow Table for 8 Lead SOIC

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

#### TRANSISTOR COUNT

The transistor count for 87354 is: 1745



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC

TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millir	neters
STMBOL	MINIMUN	MAXIMUM
Ν		8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87354AMILF	87354AIL	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
87354AMILFT	87354AIL	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date	
А	T1	2	Pin Description - corrected pins 6 & 7 from Q, nQ to nQ. Added <i>Recommendations for Unused Input Pins.</i>	5/22/06	
A	Т8	13 15	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/5/10	
Α	Т8	13	Ordering information - removed leaded devices - PDN CQ-13-01	2/12/15	



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, California 95138

#### Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.