阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

FemtoClocks™ Crystal-to-3.3V LVPECL Frequency Synthesizer

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

DATA SHEET

Description


The 843001-21 is a a highly versatile, low phase noise LVPECL Synthesizer which can generate low jitter reference clocks for a variety of communications applications. The dual crystal interface allows the synthesizer to support up to two communications standards in a given application (i.e. 1GB Ethernet with a 25MHz crystal and 1Gb Fibre Channel using a 26.5625MHz crystal). The rms phase jitter performance is typically less than 1ps, thus making the device acceptable for use in demanding applications such as OC48 SONET and 10Gb Ethernet. The 843001-21 is packaged in a small 24-pin TSSOP package.

Features

- One 3.3Vdifferential LVPECL output pair and one LVCMOS/LVTTL single-ended reference clock output
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 560MHz 700MHz
- Supports the following applications: SONET, Ethernet, Fibre Channel, Serial ATA, and HDTV
- Selectable ÷1 or ÷2 operation
- RMS phase jitter @ 622.08MHz (12kHz 20MHz): 0.80ps (typical)

| Offset | Noise Power |
|--------|--------------|
| 100Hz | 60.3 dBc/Hz |
| 1kHz | 88.5 dBc/Hz |
| 10kHz | 111.9 dBc/Hz |
| 100kHz | 113.0 dBc/Hz |

- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- · Available in lead-free (RoHS 6) package
- For drop in replacement use 843001i-22



1



Table 1. Pin Descriptions

| Number | Name | Т | уре | Description |
|-----------|------------------------|--------|-----------|---|
| 1 | V _{CCO_CMOS} | Power | | Output supply pin for REF_CLK output. |
| 2, 3 | N0, N1 | Input | Pullup | Output divider select pins. Default ÷4. LVCMOS/LVTTL interface levels. |
| 4 | N2 | Input | Pulldown | See Table 3C. |
| 5 | V _{CCO_PECL} | Power | | Output supply pin for LVPECL output. |
| 6, 7 | Q0, Q0 | Output | | Differential output pair. LVPECL interface levels. |
| 8, 23 | V _{EE} | Power | | Negative supply pins. |
| 9 | V _{CCA} | Power | | Analog supply pin. |
| 10 | V _{CC} | Power | | Core supply pin. |
| 11, 12 | XTAL_OUT1, XTAL_IN1 | Input | | Parallel resonant crystal interface. XTAL_OUT1 is the output, XTAL_IN1 is the input. |
| 13, 14 | XTAL_OUT0, XTAL_IN0 | Input | | Parallel resonant crystal interface. XTAL_OUT0 is the output, XTAL_IN0 is the input. |
| 15 | TEST_CLK | Input | Pulldown | LVCMOS/LVTTL clock input. |
| 16, 17 | SEL0, SEL1 | Input | Pulldownp | Input MUX select pins. LVCMOS/LVTTL interface levels. See Table 3D. |
| 18 | MR | Input | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true output Q0 to go low and the inverted output $\overline{\rm Q0}$ to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 19, 20 | M0, M1 | Input | Pulldown | Feedback divider select pins. Default ÷32. See Table 3B |
| 21 | M2 | Input | Pullup | LVCMOS/LVTTL interface levels. |
| 22 | OE_REF | Input | Pulldown | Reference clock output enable. Default Low. LVCMOS/LVTTL interface levels. |
| 24 | REF_CLK | Output | | Reference clock output. LVCMOS/LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to intenal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |
| R _{OUT} | Output Impedance | | | 7 | | Ω |



Function Tables

Table 3A. Common Configuration Table

| Input | M Divider | N Divider | | Output Frequency | |
|-----------------------|-----------|-----------|-----------|------------------|----------------------|
| Reference Clock (MHz) | Value | Value | VCO (MHz) | (MHz) | Application |
| 27 | 22 | 8 | 594 | 74.25 | HDTV |
| 24.75 | 24 | 8 | 594 | 74.25 | HDTV |
| 14.8351649 | 40 | 8 | 593.4066 | 74.1758245 | HDTV |
| 19.44 | 32 | 4 | 622.08 | 155.52 | SONET |
| 19.44 | 32 | 8 | 622.08 | 77.76 | SONET |
| 19.44 | 32 | 1 | 622.08 | 622.08 | SONET |
| 19.44 | 32 | 2 | 622.08 | 311.04 | SONET |
| 19.53125 | 32 | 4 | 625 | 156.25 | 10 GigE |
| 25 | 25 | 5 | 625 | 125 | 1 GigE |
| 25 | 25 | 10 | 625 | 62.5 | 1 GigE |
| 25 | 24 | 6 | 600 | 100 | PCI Express |
| 25 | 24 | 4 | 600 | 150 | SATA |
| 25 | 24 | 8 | 600 | 75 | SATA |
| 26.5625 | 24 | 6 | 637.5 | 106.25 | Fibre Channel 1 |
| 26.5625 | 24 | 3 | 637.5 | 212.5 | 4 Gig Fibre Channel |
| 26.5625 | 24 | 4 | 637.5 | 159.375 | 10 Gig Fibre Channel |
| 31.25 | 18 | 5 | 562.5 | 187.5 | 12 GigE |

3

Table 3B. Programmable M Output Divider Function Table

| | Inputs | | M Divider | Input Frequ | ency (MHz) |
|----|--------|----|-----------|-------------|------------|
| M2 | М1 | МО | Value | Minimum | Maximum |
| 0 | 0 | 0 | 18 | 31.1 | 38.9 |
| 0 | 0 | 1 | 22 | 25.5 | 31.8 |
| 0 | 1 | 0 | 24 | 23.3 | 29.2 |
| 0 | 1 | 1 | 25 | 22.4 | 28.0 |
| 1 | 0 | 0 | 32 | 17.5 | 21.9 |
| 1 | 0 | 1 | 40 | 14.0 | 17.5 |

Table 3C. Programmable N Output Divider Function Table

| Inputs | | | M Divider |
|--------|----|----|-----------|
| N2 | N1 | N0 | Value |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 3 |

| Inputs | | | M Divider |
|--------|----|----|-----------|
| N2 | N1 | N0 | Value |
| 0 | 1 | 1 | 4 |
| 1 | 0 | 0 | 5 |



| | Inputs | M Divider | |
|----|--------|-----------|-------|
| N2 | N1 | N0 | Value |
| 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 8 |
| 1 | 1 | 1 | 10 |

Table 3D. Bypass Mode Function Table

| Inputs | | | |
|--------|------|-----------|----------|
| SEL1 | SEL0 | Reference | PLL Mode |
| 0 | 0 | XTAL0 | 1 |
| 0 | 1 | XTAL1 | 2 |
| 1 | 0 | TEST_CLK | 8 |
| 1 | 1 | TEST_CLK1 | 10 |



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characterisitcs* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
|---|---------------------------------------|
| Supply Voltage, V _{CC} | 4.6V |
| Inputs, V _I | -0.5V to V _{CC} + 0.5V |
| Outputs, I _O (LVPECL) Continuous Current Surge Current | 50mA 100mA |
| Outputs, V _O (LVCMOS) | -0.5V to V _{CCO_CMOS} + 0.5V |
| Package Thermal Impedance, θ_{JA} | 70°C/W (0 mps) |
| Storage Temperature, T _{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO\ CMOS} = V_{CCO\ PECL} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--|-----------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CCA} | Analog Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{CCO_PECL,} V _{CCO_CMOS} | Output Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{EE} | Power Supply Current | | | | 170 | mA |
| I _{CCA} | Analog Supply Current | | | | 11 | mA |
| I _{CCO_PECL} , I _{CCO_CMOS} | Output Supply Current | | | | 8 | mA |



Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO_CMOS} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------------------|--|---|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | | | 2 | | V _{CC} + 0.3 | V |
| V _{IL} | Input Low Voltage | SEL0, SEL1, OE_REF, N0:N2, MR, M0:M2 | | -0.3 | | 0.8 | V |
| | | TEST_CLK | | -0.3 | | 1.3 | V |
| I _{IH} | Input High Current | TEST_CLK, M0, M1, N2, MR, OE_REF, SEL0, SEL1 | V _{CC} = V _{IN} = 3.465V | | | 150 | μА |
| | | M2, N0, N1 | $V_{CC} = V_{IN} = 3.465V$ | | | 5 | μΑ |
| կլ | Input Low Current | TEST_CLK, M0, M1, N2, MR, OE_REF, SEL0, SEL1 | V _{CC} = 3.465V, V _{IN} = 0V | -5 | | | μΑ |
| | | M2, N0, N1 | V _{CC} = 3.465V, V _{IN} = 0V | -150 | | | μΑ |
| V _{OH} | Output High Voltage: NOTE 1 | REF_CLK | | 2.6 | | | V |
| V _{OL} | Output Low Voltage: NOTE 1 | REF_CLK | | | | 0.5 | V |

NOTE 1: Output terminated with 50Ω to $V_{CCO_CMOS}/2$. See Parameter Measurement Information Section, ""3.3V LVCMOS Output Load Test Circuit Diagram"".

Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCO_PECL} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|----------------------------------|-----------------|------------------------|---------|------------------------|-------|
| V _{OH} | Output High Current; NOTE 1 | | V _{CCO} – 1.4 | | V _{CCO} - 0.9 | μΑ |
| V _{OL} | Output Low Current; NOTE 1 | | V _{CCO} - 2.0 | | V _{CCO} – 1.7 | μΑ |
| V _{SWING} | Peak-toPeak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs termination with 50Ω to ${\rm V_{CCO_PECL}}$ – 2V.

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|---------|------------|---------|-------|
| Mode of Oscillation | | | Fundamenta | ıl | |
| Frequency | | 12 | | 40 | MHz |
| Equivalent Series Resistance (ESR) | | | | 50 | Ω |
| Shunt Capacitance | | | | 7 | pF |

NOTE: Characterized using an 18pF parallel resonant crystal.



AC Electrical Characteristics

Table 6. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO_CMOS} = V_{CCO_PECL} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C


| Parameter | Symbol | | meter Symbol | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|---------|-------------------------------|-----|-----------------|---------|---------|---------|-------|
| f _{out} | Output Frequency Propagation Delay; TEST_CLK to REF_CLK | | | 56 | | 700 | MHz | | |
| t _{PD} | | | | 2.3 | | 2.8 | ns | | |
| fjit(Ø) | RMS Phase Jitter, (Random); NOTE 2, 3 | | 622.08MHz, (12kHz – 20MHz) | | 0.80 | | ps | | |
| t _{VCO} | PLL VCO Lock Range | | | 560 | | 700 | MHz | | |
| + /+ | Output | Q0, Q0 | 20% to 80% | 200 | | 500 | ps | | |
| t _R / t _F | Rise/Fall Time | REF_CLK | 20% to 80% | 300 | | 800 | ps | | |
| odc | Output Duty Cycle | Q0, Q0 | | 45 | | 55 | % | | |
| | Output Duty Cycle REF_CLK | | | 44 | | 56 | % | | |

NOTE 1: Measured from the $V_{CC}/2$ of the input to $V_{CCO_CMOS}/2$ of the output.

NOTE 2: Phase jitter measured using a 19.44MHz quartz crystal.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Typical Phase Noise at 622.08MHz







Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




3.3V LVCMOS Output Load AC Test Circuit




RMS Phase Jitter



Propagation Delay




LVPECL Output Duty Cycle/Pulse Width/Period




LVCMOS Output Duty Cycle/Pulse Width/Period



Parameter Measurement Information, continued





LVPECL Output Rise/Fall Time

LVCMOS Output Rise/Fall Time

Application Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843001-21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{CC,}\,V_{CCA}$ and $V_{CCO_{_X}}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each V_{CCA} pin.




Figure 1. Power Supply Filtering



Crystal Input Interface

The 843001-21 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 19.44MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. Crystal Input Interface

LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




Figure 3. General Disgram for LVCMOS Driver to XTAL Input Interface



Recommendations for Unused Input and Output Pins

Inputs:

Crystal Inputs:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

TEST_CLK Input:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a 1k $\!\Omega$ resistor can be tied from the TEST_CLK to ground.

LVCMOS Control Pins:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVPECL Output:

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVCMOS Output:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and \overline{FOUT} are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination



Power Considerations

This section provides information on power dissipation and junction temperature for the ICS843001.21. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843001-21 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 170mA = 589.05mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power_MAX (3.3V, with all outputs switching) = 589.05mW + 30mW = 619.05mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 7below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.619\text{W} * 65^{\circ}\text{C/W} = 110.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 7. Thermal Resitance θ_{JA} for 24 Lead TSSOP, Forced Convection

| $	heta_{\sf JA}$ vs. Air Flow | | | | | |
|---|--------|----|-----|--|--|
| Meters per Second | 0 | 1 | 2.5 | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 70°C/W | 65 | 62 | | |



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




Figure 5. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CCO} - 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} 0.9V$ $(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$
- For logic low, V_{OUT} = V_{OL_MAX} = V_{COO_MAX} 1.7V (V_{CCO_MAX} - V_{OL_MAX}) = 1.7V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{.}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{.}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{i}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{i}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 24 Lead TSSOP

| $\theta_{\sf JA}$ vs. Air Flow | | | | | |
|---|--------|----|-----|--|--|
| Meters per Second | 0 | 1 | 2.5 | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 70°C/W | 65 | 62 | | |

Transistor Count

The transistor count for 843001-21 is: 4057

Package Outline and Package Dimension

Package Outline - G Suffix for 24 Lead TSSOP




Table 9. Package Dimensions

| All Din | All Dimensions in Millimeters | | | | | |
|---------|-------------------------------|---------|--|--|--|--|
| Symbol | Minimum | Maximum | | | | |
| N | 2 | 4 | | | | |
| Α | | 1.20 | | | | |
| A1 | 0.5 | 0.15 | | | | |
| A2 | 0.80 | 1.05 | | | | |
| b | 0.19 | 0.30 | | | | |
| С | 0.09 | 0.20 | | | | |
| D | 7.70 | 7.90 | | | | |
| E | 6.40 | Basic | | | | |
| E1 | 4.30 | 4.50 | | | | |
| е | 0.65 Basic | | | | | |
| L | 0.45 | 0.75 | | | | |
| α | 0° | 8° | | | | |
| aaa | | 0.10 | | | | |

Reference Document: JEDEC Publication 95, MO-153



Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|---------------|---------------------------|--------------------|-------------|
| 843001AG-21LF | ICS843001A21L | "Lead-Free" 24 Lead TSSOP | Tube | 0°C to 70°C |
| 843001AG-21LFT | ICS843001A21L | "Lead-Free" 24 Lead TSSOP | Tape & Reel | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|--------------|---|----------|
| Α | T10 | 1 14 | Features Section - added Lead-Free bullet. Ordering Information table - added Lead-Free marking. | 2/8/05 |
| Α | T3C | 3 9 10 | Programmable N Output Divider Function Table - corrected heading from M Divide Value to N Divide value. Added Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free note. | 10/26/05 |
| А | | 1 9 10 | General Description - corrected crystal frequency from 25.5625MHz crystal to 26.5625MHz crystal. Added LVCMOS Output RiseFall Time Diagram. Added LVCMOS to XTAL Interface section. Updated format throughout the datasheet. | 3/15/07 |
| Α | T10 | 15 | Ordering Information - removed leaded devices. Updated data sheet information. | 4/6/15 |
| Α | | | Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01 | 5/20/16 |



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.